Department of Electronics Engineering

Proposed Revised Curriculum Structure as per NEP2020 B. Tech. Electronics and Communication Engineering

Sr. No.	Subject	Code	Schemes	Credits	Notional hours
Fifth	Semester				
1	Mandatory Core	EC301	3-1-2	05	100
	Digital Communication				
2	Mandatory Core	EC303	3-1-2	05	100
	Digital Signal Processing				
3	Elective – I	EC3XX	3-0-2	04	85
4	Elective – II	EC3XX	3-0-0	03	55
5	Institute Elective – I	EC3XX	3-0-0	03	55
6	MOOC*	EC3XX	3-0-0	03	55
	Minimum Credit Re	Total	23	450	
7	Minor / Honor (M/H#2)	EC3AA	3-0-2	4/5	70/85
8	Vocational Training/Professional Experience	ECV05/	0-0-8	04	160
	(Optional) (Mandatory for Exit)	ECP05			(20x8)
Sixt	th Semester				
1	Mandatory Core	EC302	3-0-2	04	85
	Microwave Components and Communication				
2	Mandatory Core	VL312	3-0-2	04	85
	VLSI Design				
3	Elective – III	EC3XX	3-0-2	04	85
4	Elective – IV	EC3XX	3-0-0	03	55
5	Institute Elective – II	EC3XX	3-0-0	03	55
6	Project Phase – I	EC304	0-0-4	02	70
	Minimum Credit Re	Total	20	435	
7	Minor / Honor (M/H#3)	EC3AA	3-0-2	4/5	70/85
8	Vocational Training / Professional Experience	ECV06/	0-0-8	04	160
	(Optional) (Mandatory for Exit)	ECP06			(20x8)

^{*}NPTEL, SWAYAM and other Massive Open Online Courses (MOOC) approved by DAAC. As per 66th IAAC, Dated 20th March 2024, Resolution No. 66.34 and 61st Senate resolution No. 4, 25th April, 2024

Subject Pool:

B. Tech. EC Elective -I (3-0-2)						
Sr. No.	Subject	Code	Scheme	Credits		
1	Data Communication Networks	EC321	3-0-2	4		
2	Computer Architecture and Organization	VL321	3-0-2	4		
3	Embedded Systems	VL323	3-0-2	4		

B. Tech. EC Elective -II (3-0-0)						
Sr. No.	Subject	Code	Scheme	Credits		
1	Digital Image Processing	EC341	3-0-0	3		
2	Antenna Theory	EC343	3-0-0	3		
3	Hardware Description Language	VL343	3-0-0	3		

B. Tech. EC Institute Elective – I (3-0-0)						
Sr. No.	Subject	Code	Scheme	Credits		
1	Sensors and Transducers	EC361	3-0-0	3		

B. Tech. EC Elective -III (3-0-2)						
Sr. No.	Subject	Code	Scheme	Credits		
1	Wireless and Mobile communication	EC322	3-0-2	4		
2	Data Structures and Algorithms	EC324	3-0-2	4		
3	Optical Fiber Communication	EC326	3-0-2	4		
4	Machine Learning	EC328	3-0-2	4		

B. Tech.	B. Tech. EC Elective -IV (3-0-0)							
Sr. No.	Subject	Code	Scheme	Credits				
1	Speech Processing and Human-Machine	EC342	3-0-0	3				
	Communication							
2	IoT and Applications	EC344	3-0-0	3				
3	Global Navigation Satellite System	EC346	3-0-0	3				
4	Adaptive Signal Processing	EC348	3-0-0	3				

B. Tech. EC Institute Elective – II (3-0-0)						
Sr. No.	Subject	Code	Scheme	Credits		
1	Computer Vision	EC362	3-0-0	3		
2	MEMS	EC364	3-0-0	3		

B.Tech.III EC Semester V DIGITAL COMMUNICATION	Scheme	L	Т	Р	Credit
EC301		3	1	2	05

1.	Course C	Outcomes (COs):					
	At the er	nd of the course the students will be able to:					
	CO1	Explain the principles of digital modulation techniques, including Amplitude Phase Shift Keying, Frequency Shift Keying, and their variations.	de Shift Keying,				
	CO2	Apply the principles of multicarrier modulation, particularly Orthogonal Fre Multiplexing, to analyze and solve problems related to bandwidth efficiency, ratio, and interference mitigation in wireless communication systems.					
	CO3	Analyze and compare the performance characteristics (e.g., probability of endiciency, power efficiency) of different digital modulation and spacetime techniques under various channel conditions (e.g., AWGN, bandlimited).					
	CO4 Design a basic digital communication system, selecting appropriate modulation, coding, and synchronization techniques to meet specific performance requirements for a given channel model.						
	CO5 Evaluate the trade-offs between different design choices in digital communication systems, considering factors such as complexity, cost, power consumption, and performance in the presence of noise and interference.						
2.	Syllabus	<u> </u>					
	DIGITAL	MODULATION IN AN AWGN BASEBAND CHANNEL	(08 Hours)				
	Geomet	ric representation of signal waveforms, Binary pulse modulation, optimum re	l				
	modulat	ed signals in AWGN , M-ary pulse modulation, Probability of error for M-ary p	oulse modulation,				
	Symbol	ynchronization					
	DIGITAL	TRANSMISSION THROUGH BANDLIMITED AWGN CHANNELS	(08Hours)				
	Digital tr	ansmission through bandlimited channels, Signal design for bandlimited cha	nnels, probability				
	of error	for detection of digital PAM, System design in presence of channel distortion					
	TRANSN	IISSION OF DIGITAL INFORMATION VIA CARRIER MODULATION	(12 Hours)				
	Amplitud	de modulated digital signal: demodulation and detection of amplitude modula	ited digital signal,				
	Phase-m	odulated digital signals: demodulation and detection of phase-modulated	digital signal,				
	probabil	ity of error for PSK and DPSK; Frequency modulated digital signals: demodulat	ion and detection				
	of frequ	ency modulated signal, probability of error for non-coherent detection of FS	K; comparison of				
	modulat	ion methods; Symbol synchronization for carrier-modulated signals.	,				
		SPECTRUM COMMUNICATION SYSTEMS	(06 Hours)				
		of a Spread-spectrum digital communication systems, Direct sequence	·				
		systems, Generation of PN Sequence, Frequency-Hopped spread spectrum, Code Division multiple					
	Access						
	MULTI C	ARRIER MODULATION AND OFDM	(11 Hours)				
	MULTI C	entals: Concept of Multicarrier Modulation, FDM as a precursor; Orthogonal F	requency Division				
	MULTI C Fundame Multiple	entals: Concept of Multicarrier Modulation, FDM as a precursor; Orthogonal Foxing: Principles of OFDM, OFDM Transmitter and Receiver, Cyclic Prefix; OFD	requency Division M System Design				
	MULTI C Fundame Multiple Consider	entals: Concept of Multicarrier Modulation, FDM as a precursor; Orthogonal Foxing: Principles of OFDM, OFDM Transmitter and Receiver, Cyclic Prefix; OFD rations: Subcarrier Allocation, Power Allocation, Peak-to-Average Power	requency Division M System Design Ratio; Channel				
	MULTI C Fundame Multiple Consider Estimation	entals: Concept of Multicarrier Modulation, FDM as a precursor; Orthogonal Foxing: Principles of OFDM, OFDM Transmitter and Receiver, Cyclic Prefix; OFD rations: Subcarrier Allocation, Power Allocation, Peak-to-Average Power and Equalization: Channel Estimation in OFDM, Equalization; Application	requency Division M System Design Ratio; Channel as and Standards:				
	MULTI C Fundame Multiple Consider Estimatic Wireless	entals: Concept of Multicarrier Modulation, FDM as a precursor; Orthogonal Foxing: Principles of OFDM, OFDM Transmitter and Receiver, Cyclic Prefix; OFD rations: Subcarrier Allocation, Power Allocation, Peak-to-Average Power and Equalization: Channel Estimation in OFDM, Equalization; Application Communication: Wi-Fi (IEEE 802.11a/g/n/ac/ax), LTE and 5G cellular	requency Division M System Design Ratio; Channel as and Standards:				
	MULTI C Fundame Multiple Consider Estimation Wireless Commun	entals: Concept of Multicarrier Modulation, FDM as a precursor; Orthogonal Foxing: Principles of OFDM, OFDM Transmitter and Receiver, Cyclic Prefix; OFD rations: Subcarrier Allocation, Power Allocation, Peak-to-Average Power and Equalization: Channel Estimation in OFDM, Equalization; Application Communication: Wi-Fi (IEEE 802.11a/g/n/ac/ax), LTE and 5G cellular nication: Digital Subscriber Line, Powerline communication	requency Division M System Design Ratio; Channel as and Standards: systems Wired				
	MULTI C Fundame Multiple Consider Estimation Wireless Commun	entals: Concept of Multicarrier Modulation, FDM as a precursor; Orthogonal Foxing: Principles of OFDM, OFDM Transmitter and Receiver, Cyclic Prefix; OFD rations: Subcarrier Allocation, Power Allocation, Peak-to-Average Power and Equalization: Channel Estimation in OFDM, Equalization; Application Communication: Wi-Fi (IEEE 802.11a/g/n/ac/ax), LTE and 5G cellular	requency Division M System Design Ratio; Channel as and Standards:				
	MULTI C Fundame Multiple Consider Estimation Wireless Commun	entals: Concept of Multicarrier Modulation, FDM as a precursor; Orthogonal Foxing: Principles of OFDM, OFDM Transmitter and Receiver, Cyclic Prefix; OFD rations: Subcarrier Allocation, Power Allocation, Peak-to-Average Power and Equalization: Channel Estimation in OFDM, Equalization; Application Communication: Wi-Fi (IEEE 802.11a/g/n/ac/ax), LTE and 5G cellular nication: Digital Subscriber Line, Powerline communication	requency Division M System Design Ratio; Channel as and Standards: systems Wired (30 Hours)				

3. <u>List of Practicals:</u>

- 1. Implement ASK modulation and demodulation using a function generator and oscilloscope. Analyze the impact of noise on signal recovery.
- 2. implement FSK and observe the frequency changes representing data bits. Compare error rates of ASK and FSK under varying noise conditions.
- 3. Implement basic Binary Phase Shift Keying and investigate the phase shifts associated with data bits.
- 4. Implement PAM and observe the effect of varying pulse amplitudes on signal quality. Analyze the impact of noise on different PAM levels.
- 5. Simulate a bandlimited channel and transmit a digital signal. Observe the effects of ISI on the received signal.
- 6. Implement an equalization technique to mitigate Intersymbol Interference
- 7. Implement a channel estimation algorithm (e.g., pilot-based) and an equalization technique (e.g., zero-forcing, least-squares) in an OFDM system simulation. Analyze their effectiveness in combating channel impairments.
- 8. Use software to generate an OFDM signal. Visualize the time and frequency domain representations. Experiment with different subcarrier numbers.
- 9. Simulate an OFDM system with and without a cyclic prefix. Analyze the impact of the cyclic prefix on Intersymbol interference in a dispersive channel.
- 10. Implement different subcarrier allocation schemes (e.g., fixed, adaptive) in an OFDM system simulation. Compare their performance in terms of data rate and error rate.
- 11. Implement DSSS using PN sequence generation. Analyze the spreading and despreading processes. Observe the processing gain and interference rejection capabilities.
- 12. Implement FHSS and observe the hopping pattern of the signal. Compare its performance to DSSS in a jamming environment (simulated interference).

4. Books Recommended:

- 1. John G. Proakis, Digital Communication, 5th Edition, McGraw Hill, 2014.
- 2. S. Haykin, "Digital Communications", Fourth edition, John Wiley & Sons, 2009.
- 3. Taub and Schilling, "Principles of Communication Systems", Second Edition, Tata McGraw Hill (34th reprint)
- 4. B. Sklar, Digital Communications: Fundamentals and Applications" Second Edition, Pearson education, 2009
- 5. A.B Carlson, "Communication Systems", Third Edition, McGraw Hill, 2002.

5. Reference Books:

1. Lathi B.P, and Ding Zhu, "Modern Digital and Analog Communication Systems", Fourth edition, Oxford University press, 2010.

B.Tech.III EC Semester V DIGITAL SIGNAL PROCESSING	Scheme	L	Т	Р	Credit
EC303		3	1	2	05

	1		
1.	Course (Outcomes (COs):	
	At the e	nd of the course the students will be able to:	
	CO1	Describe Discrete Time Signal, System and Discrete Fourier Transform and	other
		transformations.	
	CO2	Analyze the various discrete time system and digital systems in frequency	domain.
	CO3	Develop the various type of filter, which are used in real time application.	
	CO4	Evaluate various Realizations of filter structure.	
	CO5	Design different signal processing techniques.	
2.	Syllabus	•	
	<u> </u>	-	
		OF DISCRETE TIME SIGNAL AND SYSTEMS	(07 Hours)
		- Time Signals, Signal classification, Discrete-time system & analysis of Disc	
		systems, Correlation of Discrete-time signals, Analysis of Linear Time in One sided Z-transform.	nvariant System in Z
	COMPU	TATION OF THE DISCRETE FOURIER TRANSFORM	(06 Hours)
	Introduc	tion, Direct evaluation of DFT, DFT symmetry relation, Fast Fourier Transforn	n, Goertzel algorithm,
	Decimat	ion-in-Time algorithm, Decimation-in-Frequency algorithm, Approaches	to design radix-m
		n. Implementation of DFT using convolution algorithm, The Discrete Time C	_
	Haar tra	•	
	FIR FILTI	R DESIGN	(08 Hours)
	Causality	and its implications, Linear Phase FIR filters, Frequency response of lin	ear Phase FIR filters,
	Location	of zeros of linear phase FIR filters, The Fourier Series method of designing	FIR Filters, Design of
	FIR filte	r using different Windowing techniques, Digital differentiator, Hilbert t	ransform, Frequency
	sampling	g method for designing FIR Filters, Various approach to design Optimum line	ear phase FIR filters.
	IIR FILTE	R DESIGN	(08 Hours)
	Introduc	tion, Frequency selective filter, Design of Digital Filter from Analog Filter,	Analog low pass filter
	design,	Analog low pass Butterworth filter, Analog low pass Chebyshev filter, G	Comparison between
	Butterw	orth filter and Chebyshev filter, Frequency transformation in analog domain	n, Design of high pass
	filter, ba	ndpass and bandstop filters, Design of IIR filters From analog filters, Approx	mation of derivatives
	transfor	mation method, Design of IIR filter using Impulse invariance technique, De	sign of IIR filter using
	Rilingar	transformation, frequency transformation in digital Domain.	
	Dillileai		
			(08 Hours)
	REALIZA	TION OF FILTER STRUCTURE	(08 Hours)
	REALIZA Realizati	TION OF FILTER STRUCTURE on of FIR filters, Transversal structure, Linear phase realization, Lattice struc	ture of FIR filter, Poly-
	REALIZA Realizati phase r	TION OF FILTER STRUCTURE on of FIR filters, Transversal structure, Linear phase realization, Lattice structure and the companies of the compa	ture of FIR filter, Polyation, Direct Form-II
	REALIZA Realizati phase r realization	TION OF FILTER STRUCTURE on of FIR filters, Transversal structure, Linear phase realization, Lattice structure alization of FIR filter, Realization of Digital filter, Direct Form-I realized on, Signal Flow Graph, Transposition theorem & Transposed structure, Cascal	ture of FIR filter, Poly- ation, Direct Form-II de form, Parallel form
	REALIZA Realizati phase re realizations structure	TION OF FILTER STRUCTURE on of FIR filters, Transversal structure, Linear phase realization, Lattice structure alization of FIR filter, Realization of Digital filter, Direct Form-I realized on, Signal Flow Graph, Transposition theorem & Transposed structure, Cascale, Lattice structure of IIR system, Comb Filter design, All-pass filter, Minim	ture of FIR filter, Poly- ation, Direct Form-II de form, Parallel form
	REALIZA Realizati phase re realizations structure	TION OF FILTER STRUCTURE on of FIR filters, Transversal structure, Linear phase realization, Lattice structure alization of FIR filter, Realization of Digital filter, Direct Form-I realized on, Signal Flow Graph, Transposition theorem & Transposed structure, Cascal	ture of FIR filter, Poly- ation, Direct Form-II de form, Parallel form
	REALIZA Realizati phase realization structure phase &	TION OF FILTER STRUCTURE on of FIR filters, Transversal structure, Linear phase realization, Lattice structure alization of FIR filter, Realization of Digital filter, Direct Form-I realized on, Signal Flow Graph, Transposition theorem & Transposed structure, Cascale, Lattice structure of IIR system, Comb Filter design, All-pass filter, Minim	ture of FIR filter, Poly- ation, Direct Form-II de form, Parallel form

Floating point numbers representation, Block floating point numbers representation, Quantization noise, Input Quantization error, Product Quantization error, Coefficient Quantization error, Quantization In

floating point realization of IIR digital filters, Finite word length effect in FIR digital filters, Signal to Noise ratio in low-order IIR filter, Limit cycle in IIR digital filter, Round-off error in FFT Algorithm. **MULTIRATE SIGNAL PROCESSING** (05 Hours) Introduction, Down Sampling, Spectrum of down sampled signal, Up Sampling Spectrum of Up-sampled signal, Anti-Imaging filter, Cascading sample rate converters, Efficient transversal structure for decimator, Efficient transversal structure for interpolator, Polyphase structure of decimator, Polyphase decimation using Z-transform, Polyphase structure of interpolator, Polyphase interpolation using Z-transform, Multistage implementation of sampling rate conversion. PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS (30 Hours) **SEPARATELY** (Total Contact Time: 45 Hours + 30 Hours = 75 Hours) **List of Practical:** 1. Implementation of DFT & FFT algorithms

3.

- 2. Finding the DFT and FFT for real-time signal.
- 3. Finding liner convolution and circular convolution for given signal.
- 4. Design FIR Filter for given specifications.
- 5. Design IIR Filter for given specification
- 6. Implementation of digital system and analysis finite word length effect for system.
- 7. Implementation of interpolation and decimation for given rate-conversion.
- 8. Speech and Musical sound processing.
- 9. Study of DSP Processor & Implement FIR Filter.
- 10. Linear prediction and optimum linear filter design using simulation & hardware.
- 11. Power spectrum analysis using the simulation.

Books Recommended:

- Proakis J. G. and Manolakis D. G., "Digital Signal Processing: Principles, Algorithms And Applications", 4th Ed., Pearson Education, 2014.
- 2. Babu Ramesh P., "Digital Signal Processing", 4th Ed., SciTech Publication, 2008.
- 3. MitraSanjit K., "Digital Signal Processing: A Computer Based Approach", 4th Ed., Tata McGraw-Hill, 2011.
- 4. Oppenhein A. V. and Shafer R. W., "Discrete-Time Signal Processing", 3rd Ed., PHI, 2014.
- 5. Shaliwahan S., Vallavaraj A. and Gnanapriya C., "Digital Signal Processing", 2nd Ed., Tata McGraw-Hill, 2012.

5. **Reference Books:**

- 1. Padmanabhan K., "A Practical Approach to Digital Signal Processing", 1st Ed., New Age International, 2001.
- 2. SudhankarRadhakrishna, "Application of Digital Signal Processing through practical Approaches", 1st Ed., Intech Open, http:://dx.doi.org/10.5772/59529. 2015.
- 3. Fredric Cohen Tenoudji, "Analog and Digital Signal Analysis: From Basic to Applications", Modern Acoustic and signal Processing. Ecllipse-Edition marketing, Paris-2012.

B.Tech. III EC Semester V DATA COMMUNICATION NETWORKS	Scheme	L	Т	Р	Credit
EC321		3	0	2	04

1.	Course	Outcomes (COs):	
	At the e	nd of the course the students will be able to:	
	CO1	Understand the basic concepts and technologies used in networking.	
	CO2	Illustrate how data is transmitted over various mediums and assess the pe	erformance of these
		systems	
	CO3	Analyze the performance of various techniques and protocols in a giver	n network topology,
	CO4	case study and problem solving as per given data. Implement and simulate basic networking protocols using standard tools.	
	CO4	Create a local area network with specific requirements.	
	005	ereate a local area fletwork with specific requirements.	
2.	Syllabus	<u>:</u>	
		OMMUNICATION AND NETWORKING OVERVIEW	(08 Hours)
		nents of a Data Communication Network, Data Flow Types, Categories o	f topology and their
		ison, Protocols and Standards: Need for Protocols and Standards.	
		TCP/IP Reference Models: Need of Protocol Layering, Layers, Functions of	layers, and Protocol
	Stacks.		
		ssion Media: Guided (Twisted Pair, Coaxial, Fiber Optic) vs. Unguided (Wire	less, Satellite).
		ance Parameters: Latency, Packet Delivery Ratio, Throughput and Jitter	la tra as
		ng Techniques: Circuit Switching, Packet Switching, and Virtual Circuit Switch	-
		es: Physical Address (MAC Address), IP Addresses, Port Address, Specific Ad	1
	Data Lir		(12 Hours)
		k Layer Functions: Framing: Bit Orientated framing and Byte oriented frami	•
		ntrol and Error Control: Simplest, Stop and Wait, Stop and Wait ARQ, Go	
		Protocols	back in allu Selective
l		Protocols. Access Control (MAC): Channelization Protocols: FDMA_TDMA_and CDM	
	Medium	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM	IA, Controlled Access
	Medium Protoco	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols	IA, Controlled Access
	Medium Protoco Aloha, C	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA.	IA, Controlled Access : Pure Aloha, Slotted
	Medium Protoco Aloha, C Networ	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. king Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Learning Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Learning Bridge	IA, Controlled Access : Pure Aloha, Slotted
	Medium Protoco Aloha, C Networ and Gat	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. king Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways.	IA, Controlled Access : Pure Aloha, Slotted
	Medium Protoco Aloha, C Network and Gat High-Le	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. king Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Learning Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Learning Bridge	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers,
	Medium Protoco Aloha, C Network and Gat High-Le	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. king Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways. Vel Data Link Control (HDLC) Protocol Letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers,
	Medium Protoco Aloha, C Network and Gat High-Let Wired N	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. king Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways. Vel Data Link Control (HDLC) Protocol Letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours)
	Medium Protoco Aloha, C Networi and Gat High-Le Wired N Networi IPv4 Ad	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. King Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways. Wel Data Link Control (HDLC) Protocol letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses:
	Medium Protoco Aloha, C Networ and Gat High-Le Wired N Networ	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. king Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways. vel Data Link Control (HDLC) Protocol letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer dressing: Classful and Classless Addressing, Subnetting, and Supernetting	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses: es, Loopback Address,
	Medium Protoco Aloha, C Networi and Gat High-Le Wired N Networi IPv4 Ad Networi Link-Loc	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols CSMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. King Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways. Wel Data Link Control (HDLC) Protocol letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer dressing: Classful and Classless Addressing, Subnetting, and Supernetting Address, Broadcast Address, Default Gateway Address, Private IP Addresses	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses: es, Loopback Address,
	Medium Protoco Aloha, C Networ and Gat High-Le Wired N Networ IPv4 Ad Networ Link-Loc Address	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. King Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways. Vel Data Link Control (HDLC) Protocol letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer dressing: Classful and Classless Addressing, Subnetting, and Supernetting Address, Broadcast Address, Default Gateway Address, Private IP Addresses al Addresses, Multicast Addresses, Reserved Addresses, Private vs. Public If	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses: es, Loopback Address, Paddresses, Network
	Medium Protoco Aloha, C Networi and Gat High-Let Wired N Networi IPv4 Ad Networi Link-Loc Address IPv6 Address	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols CSMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. King Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Learneways. Wel Data Link Control (HDLC) Protocol Detworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer dressing: Classful and Classless Addressing, Subnetting, and Supernetting Address, Broadcast Address, Default Gateway Address, Private IP Addresses and Addresses, Multicast Addresses, Reserved Addresses, Private vs. Public If Translation,	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses: es, Loopback Address, Paddresses, Network of Infiguration.
	Medium Protoco Aloha, C Networi and Gat High-Le Wired N Networi IPv4 Ad Networi Link-Loc Address IPv6 Ad Unicast	In Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols (SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. (king Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways.) Wel Data Link Control (HDLC) Protocol (letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer dressing: Classful and Classless Addressing, Subnetting, and Supernetting Address, Broadcast Address, Default Gateway Address, Private IP Addresses al Addresses, Multicast Addresses, Reserved Addresses, Private vs. Public If Translation, dresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocondresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocondresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocondresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocondresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocondresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocondresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocondresses.	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses: es, Loopback Address, Paddresses, Network of Infiguration.
	Medium Protoco Aloha, C Networi and Gat High-Let Wired N Networi IPv4 Ad Networi Link-Loc Address IPv6 Ad Unicast (RIP), Lin	In Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols CSMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. King Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Learneways. Wel Data Link Control (HDLC) Protocol letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer dressing: Classful and Classless Addressing, Subnetting, and Supernetting Address, Broadcast Address, Default Gateway Address, Private IP Addresses and Addresses, Multicast Addresses, Reserved Addresses, Private vs. Public IF Translation, dresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocom Routing Protocol: Static vs. Dynamic Routing, Intra-Domain Routing: Dist	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses: es, Loopback Address, Paddresses, Network of Infiguration.
	Medium Protoco Aloha, C Networi and Gat High-Let Wired N Networi IPv4 Ad Networi Link-Loc Address IPv6 Ad Unicast (RIP), Lii IPv4 Pro	In Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM Is: Reservation, Polling and Token Passing and Random Access Protocols (SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA.) (king Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways.) (vel Data Link Control (HDLC) Protocol letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer dressing: Classful and Classless Addressing, Subnetting, and Supernetting Address, Broadcast Address, Default Gateway Address, Private IP Addresses and Addresses, Multicast Addresses, Reserved Addresses, Private vs. Public If Translation, dresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocom Routing Protocol: Static vs. Dynamic Routing, Intra-Domain Routing: Districk State Routing (OSPF), Inter-Domain Routing: Path Vector Routing (BGP).	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses: es, Loopback Address, Paddresses, Network of iguration. cance Vector Routing
	Medium Protoco Aloha, C Networi and Gat High-Let Wired N Networi IPv4 Ad Networi Link-Loc Address IPv6 Add Unicast (RIP), Lin IPv4 Protocolor	Access Control (MAC): Channelization Protocols: FDMA, TDMA and CDM ls: Reservation, Polling and Token Passing and Random Access Protocols SMA 1-persistent, non-persistent and p-persistent, CSMA/CD, CSMA/CA. King Devices: Hubs, Switches, Bridge: Learning Bridge, Loop Problem in Lear eways. Wel Data Link Control (HDLC) Protocol letworks: IEEE 802.3 Standard (Ethernet) and Wireless Networks: IEEE 802.3 k Layer dressing: Classful and Classless Addressing, Subnetting, and Supernetting Address, Broadcast Address, Default Gateway Address, Private IP Addresses al Addresses, Multicast Addresses, Reserved Addresses, Private vs. Public IF Translation, dresses: IPv6 Address Types, IPv6 Address Scope, Stateless Address Autocom Routing Protocol: Static vs. Dynamic Routing, Intra-Domain Routing: Distank State Routing (OSPF), Inter-Domain Routing: Path Vector Routing (BGP). Protocol: Datagram Format and explanation of its fields.	IA, Controlled Access: Pure Aloha, Slotted rning Bridge, Routers, 11 Standard. (12 Hours) g, Special Addresses: es, Loopback Address, Paddresses, Network of iguration. cance Vector Routing

	Transport Layer Protocols: UDP, TCP and SCTP Protocols and underlying contact handshaking, Congestion Control, Flow Control Techniques etc.)	oncepts (Three-way
	Application Layer	(7 Hours)
	Network Virtual Terminal (TELNET), File Transfer Protocol (FTP), Hyper Transfer Pro	tocol (HTTP), HTTPS,
	Network Management - SNMP, Domain Name Server (DNS), URL, WWW, DHCP, BO	OTP.
	Email Architecture: Simple Mail Transfer Protocol (SMTP), Post Office Protocol version	on 3 (POP3), Internet
	Message Access Protocol (IMAP).	
	PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS	(30 Hours)
	SEPARATELY	
	(Total Contact Time: 45 Hours + 3	0 Hours = 75 Hours)
3.	List of Practicals:	
	1. Study of basic TCP/IP network commands using Command Window/Terminal.	
	2. Write a SCILAB program to do Bit stuffing and De-Stuffing for all the type.	
	3. Write a SCILAB program to generate Cyclic Redundancy Check (CRC) and Hamn	ning code for Error
	Correction and Detection.	
	4. Write a SCILAB program to find the shortest path between the Nodes among the	-
	5. Write a SCILAB program to calculate the Bit Error Rate (BER) in data transmission	
	6. Demonstrate the difference between a Bridge and a Router using Cisco Packet	
	7. Simulate Routing Information Protocol for intradomain routing using Cisco Pac8. Set up a DNS server to translate domain names into IP addresses for network of the contraction of the c	
	Packet Tracer.	levices using cisco
	Simulate the Stop-and-Wait ARQ protocol for reliable data communication.	
	10. Simulate the Go-Back-N ARQ protocol for error and flow control.	
	11. Simulate a Complete Wired Network	
	12. Simulate a Complete Wireless Network.	
4.	Books Recommended:	
	1. Tanenbaum Andrew S., "Computer Networks", PHI, 5th Ed., 2011.	
	2. Stalling William, "Data and Computer Communications", PHI, 10th Ed., 2014.	en en e
	 Forouzan Behrouz A., "Data Communications and Networking", Tata McGraw-I 2013. 	Hill, 5th Ed.,
	4. Gallager R. G. And Bertsekas D., "Data Networks", PHI, 2nd Ed., 1992.	
	5. Garcia Leon and Wadjaja I., "Communication Networks", Tata McGraw-Hill, 2nd	d Ed., 2004.
5.	Reference Books:	
	Doug Lowe, Networking All-in-One for Dummies, 7ed, 2018.	
ı		

B.Tech. III EC Semester V COMPUTER ARCHITECTURE AND ORGANIZATION	Scheme	L	Т	Р	Credit
VL321		3	0	2	04

1.	Course	Outcomes (COs):	
	At the e	nd of the course the students will be able to:	
	CO1	Identify the functional architecture of computing systems.	
	CO2	Estimate the performance of various classes of machines, memories, pipeline	ed architectures
		etc.	
	CO3	Compare CPU implementations, I/O methods etc.	
	CO4 CO5	Analyze fast methods of ALU, FP, and Control unit implementations.	arios using small
	005	Implement an instruction encoding scheme for an ISA and Build large memories for better performance.	ories using smail
2.	Syllabus	<u>s:</u>	
	DESIGN	OF INSTRUCTION SET ARCHITECTURE (ISA)	(11 Hours)
	Various	Addressing Modes and Designing of an Instruction Set, Concepts of Subroutin	e and Subroutine
	call and	return, Introduction to CPU design, Instruction Interpretation and Execution, t	he instruction set
	of a mo	dern RISC processor, including how constructs in high-level languages are rea	alized, concept of
	pipeline		
	PROCES	SING UNIT	(13 Hours)
	The rep	resentation of both fixed- and floating-point numbers, together with hardwa	re algorithms for
	fixed-pc	int arithmetic operations; Basic processor organization, ALU sub-system, Dat	ta path in a CPU,
	Instruct	ion cycle, Organization of a control unit - Operations of a control unit, Hardw	vired control unit,
	Micro-p	rogrammed control unit.	
	MEMOR	RY SUBSYSTEMS	
	IVIEIVIOI	AT SUBSTSTEINS	(11 Hours)
		Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme	-
	Memory	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme , A Real-World Example of Memory Management, DMA Controller, Overview of	nt policy, Virtual SRAM and DRAM
	Memory Memory Design;	y Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme y, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller	nt policy, Virtual SRAM and DRAM
	Memory Memory Design;	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme , A Real-World Example of Memory Management, DMA Controller, Overview of	nt policy, Virtual SRAM and DRAM
	Memory Memory Design;	y Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme y, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours)
	Memory Memory Design; BUSES A	y Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme y, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller to AND PROTOCOLS	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) pt Controlled I/O
	Memory Memory Design; BUSES A Introductransfer	y Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme y, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller to AND PROTOCOLS ction to Input/output Processing, Programmed Controlled I/O transfer, Interru	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) pt Controlled I/O dard such as IDE,
	Memory Design; BUSES A Introductransfer SCSI, AT	y Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme y, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller to AND PROTOCOLS ction to Input/output Processing, Programmed Controlled I/O transfer, Interrum, Introduction to serial and parallel Bus systems, Popular bus architecture stan	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) pt Controlled I/O dard such as IDE,
	Memory Design; BUSES A Introductransfer SCSI, AT	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme A, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller to AND PROTOCOLS Ction to Input/output Processing, Programmed Controlled I/O transfer, Interrue, Introduction to serial and parallel Bus systems, Popular bus architecture stan A, SATA, USB and IEEE 1394, Network component and protocols such as Etherne	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN.
	Memory Design; BUSES A Introductransfer SCSI, AT	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme A, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller to AND PROTOCOLS Ction to Input/output Processing, Programmed Controlled I/O transfer, Interrue, Introduction to serial and parallel Bus systems, Popular bus architecture stan A, SATA, USB and IEEE 1394, Network component and protocols such as Etherne	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)
3.	Memory Design; BUSES A Introductransfer SCSI, AT PRACTIO	y Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme y, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller of AND PROTOCOLS and Input/output Processing, Programmed Controlled I/O transfer, Interrul, Introduction to serial and parallel Bus systems, Popular bus architecture stan A, SATA, USB and IEEE 1394, Network component and protocols such as Etherne CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)
3.	Memory Design; BUSES A Introductransfer SCSI, AT PRACTIO	y Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme y, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller of AND PROTOCOLS Extion to Input/output Processing, Programmed Controlled I/O transfer, Interrue, Introduction to serial and parallel Bus systems, Popular bus architecture stan A, SATA, USB and IEEE 1394, Network component and protocols such as Etherne CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY (Total Contact Time: 45 Hours + 30 Hours	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)
3.	Memory Design; BUSES A Introductransfer SCSI, AT PRACTIO	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme (A), A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller of AND PROTOCOLS Cition to Input/output Processing, Programmed Controlled I/O transfer, Interrue, Introduction to serial and parallel Bus systems, Popular bus architecture stan (A), SATA, USB and IEEE 1394, Network component and protocols such as Etherne CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY (Total Contact Time: 45 Hours + 30 Hour	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)
3.	Memory Design; BUSES A Introductransfer SCSI, AT PRACTIO	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme (A), A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller of AND PROTOCOLS Exting to Input/output Processing, Programmed Controlled I/O transfer, Interrule, Introduction to serial and parallel Bus systems, Popular bus architecture stan (A), SATA, USB and IEEE 1394, Network component and protocols such as Etherne CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY (Total Contact Time: 45 Hours + 30 Hou	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)
3.	Memory Design; BUSES A Introductransfer SCSI, AT PRACTIO	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller of AND PROTOCOLS Cition to Input/output Processing, Programmed Controlled I/O transfer, Interrut, Introduction to serial and parallel Bus systems, Popular bus architecture stan A, SATA, USB and IEEE 1394, Network component and protocols such as Etherne CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY (Total Contact Time: 45 Hours + 30	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)
3.	Memory Design; BUSES A Introduct transfer SCSI, AT PRACTION List of P 1. Im 2. Im 3. Im 4. Im 5. Im	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller of MND PROTOCOLS Cition to Input/output Processing, Programmed Controlled I/O transfer, Interrue, Introduction to serial and parallel Bus systems, Popular bus architecture stan A, SATA, USB and IEEE 1394, Network component and protocols such as Etherne CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY (Total Contact Time: 45 Hours + 30	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)
3.	Memory Design; BUSES A Introductransfer SCSI, AT PRACTION 1. Im 2. Im 3. Im 4. Im 5. Im 6. Im	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller of MND PROTOCOLS Introduction to Input/output Processing, Programmed Controlled I/O transfer, Interrue, Introduction to serial and parallel Bus systems, Popular bus architecture stan A, SATA, USB and IEEE 1394, Network component and protocols such as Etherno CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY (Total Contact Time: 45 Hours + 30 Hour	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)
3.	Memory Design; BUSES A Introduct transfer SCSI, AT PRACTION 1. Im 2. Im 3. Im 4. Im 5. Im 6. Im 7. Im	Hierarchy; Cache memory design, Cache Mapping, Write and Replaceme, A Real-World Example of Memory Management, DMA Controller, Overview of Memory bus between CPU and DDR3/DDR4 based SDRAM, Memory controller of MND PROTOCOLS Cition to Input/output Processing, Programmed Controlled I/O transfer, Interrue, Introduction to serial and parallel Bus systems, Popular bus architecture stan A, SATA, USB and IEEE 1394, Network component and protocols such as Etherne CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY (Total Contact Time: 45 Hours + 30	nt policy, Virtual SRAM and DRAM for DDR3/DDR4. (10 Hours) upt Controlled I/O dard such as IDE, et and CAN. (30 Hours)

9. ALU Design using existing blocks 10. Implementation of Cache Memory Design – Direct Mapped 11. Implementation of Cache Memory Design – Associative Mapped 12. Overall CPU design 4. **Books Recommended:** 1. David. A. Patterson and John L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface", 5th Ed., Morgan-Kaufmann Publishers Inc. 2014 2. Linda Null and Julia Lobur, "The Essentials of Computer Organization and Architecture", 5th Ed., Jones & Bartlett Learning, 2018 3. Alan Clements, "Principles of Computer Hardware", 4th Ed., Oxford University Press, 2013 4. C. Hamacher et al., "Computer organization," 6th Ed., TMH, 2012 5. **Reference Books:** 1. Stephen Brown and Zvonko Vranesic, "Fundamentals of Digital Logic with Verilog Design", 3rd Ed., McGraw-Hill, 2013 2. M. Morris Mano, "Digital Design", 6th Ed., Pearson Education, 2018

B.Tech. III EC Elective-V EMBEDDED SYSTEMS	Scheme	L	Т	Р	Credit
VL323		3	0	2	04

1.	Course (Outcomes (COs):	
	At the e	nd of the course the students will be able to:	
	CO1	Describe ARM processor, its modes, exception handling, instruction pipelining programming	ng and basic
	CO2	Implement Assembly and Clanguage programming for ARM Cortex-M.	
	CO3	Analyze 32-bit ARM microcontroller architecture, External Memory, Counter	s & Timers,
		Serial Data Input/Output and Interrupts. Design for interfacing Keys, LED/LCI And DAC	D Displays, ADC
	CO4	Evaluate concepts of RTOS and its functionalities.	
	CO5	Design a typical cost-effective real-world embedded system with appropriate	e hardware
		components and software algorithms	
2.	Syllabus	:	
	57.11.20.0	<u>-</u>	
	OVERVI	EW OF EMBEDDED SYSTEMS	(06 Hours)
	Embedd	ed Vs General computing system, Classification of Embedded systems, Ma	ajor applications,
	Quality	Attributes of Embedded Systems, Typical components, Embedded softwa	re development,
	Embedd	ed OS, RISC Vs CISC Architectures	
	ARM CC	RTEX M3/M4 ARCHITECTURE	(10 Hours)
	Overvie	w of ARM Cortex family, Operation modes and states, Registers, Special Registe	ers, Floating point
	Register	s, Application program status registers, Memory system and MPU, Exception	n and interrupts,
	System	control block, OS support features	
	PROGRA	MMMING CORTEX M3/M4IN ASSEMBLY/C	(12 Hours)
	Assemb	y Instructions: Data Processing, SIMD and saturating, Multiply and MAC, Packir	g and unpacking,
	Floating	point, Data conversion, Bit field processing, Compare and Test, Branching, Slee	p mode, Memory
	barrier a	nd other instructions, Assembly and Embedded C programming examples	
	PERIPHE	RAL INTERFACING	(08 Hours)
		ommunication interfacing such as USB, RS485, SPI, I2C, CAN and Ethernet, Mo	otor control with
	PWM		
		TION PROGRAMMING OF CORTEX M3/M4	(09 Hours)
	_	optimized ARM assembly/C code, Exception and fault handling routines, Handl	
	operatio	ns, Programming for DSP applications (such as Biquad filter, FIR filter, IIR filter	r, DFT, FFT etc.)
	PRACTIO	CAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY	(30 Hours)
		(Total Contact Time: 45 Hours + 30 H	ours = 75 Hours)
3.	List of P	racticals:	

- 1. Write assembly code to perform Arithmetic and Logical operations.
- 2. Write a assembly language code to multiply 32-bit data stored on R1 and R2 and 64-bit result will generated and stored into R3(H) and R4(L). Please refer the below figure to implement the same.
- 3. Write assembly language code to program STM32F4(ARM cortex M4) transfer the data with memory
- 4. Write Assembly language code to perform switch-case on STM32F4
- 5. Interface LED with STM32F4 & write embedded C code for the same
- 6. Interface Switch and LED with STM32F4 & write embedded C code for the same.
- 7. Interface 4x4 Keypad and LEDs with STM32F4 & write embedded C code for the same
- 8. Interface LCD with STM32F4 & write embedded C code for the same.
- 9. Interface UART with STM32F4 & write embedded C code for the same.
- 10. Interface DAC and ADC with STM32F4& write embedded C code for the same
- 11. Mini Project using STM32F4

- 1. Joseph Yiu, "A definitive guide to the ARM-Cortex M3 and Cortex-M4 Processors", 3rd Ed., Newnes, 2013.
- 2. ShibuK.V., "Introduction to Embedded Systems", 1st Ed., TMH 2009.
- 3. Y. Zhu, "Embedded Systems with Arm Cortex-M3 Microcontrollers in Assembly Language and C" E-Man Press LLC, 2014.
- 4. A.N.Sloss, D.Symes and C. Wright, "ARM System Developer's Guide: Designing and Optimizing System Software", Elsevier, 2004.
- 5. ARM Cortex M4 Technical Reference Manual.

5. Reference Books:

- 1. DVS Murthy, Transducers and Instrumentation, PHI 2nd Edition2013
- 2. Gary Johnson / Lab VIEW Graphical Programing II Edition /McGraw Hill 1997.

B.Tech. III EC Semester V DIGITAL IMAGE PROCESSING	Scheme	L	Т	Р	Credit
EC341		3	0	0	03

1.	Course	Outcomes (COs):	
1.	course	<u>Suttomes (COS).</u>	
	At the e	nd of the course, the students will be able to:	
	CO1	Discuss the Fourier transform for image processing in the frequency domain	and compare
		the image compression techniques in spatial and frequency domains.	
	CO2	Apply techniques for image enhancement both in spatial and frequency dom	ains for noise
		removal and better appearance.	
	CO3	Analyze causes for image degradation and apply restoration techniques.	
	CO4	Evaluate different image segmentation techniques.	
	CO5	Develop solutions using morphological concepts.	
2.	Syllabus	::	
	<u>- 7</u>		
	DIGITAL	IMAGE FUNDAMENTALS	(06 Hours)
	Digital I	mage, Image Processing origins; Electromagnetic Spectrum, Imaging in X-rays, U	ltraviolet, Visible
	Infrared	, Visible, Microwave and Radio Bands; Components of Image Processing	Systems. Visual
	Percept	ion-Human Eye, Brightness Adaptation and Discrimination, Image Sensing	and Acquisition,
	Image F	ormation Models; Image Sampling and Quantization - Basic Concepts, Represer	ntation of Image,
	Special	and Gray Level Resolution, Relationships Between Pixels-Nearest Neighb	our, Adjacency,
	Connect	civity, Regions, and Boundaries; Distance Measures; Image Operations on a P	ixel Basis; Linear
	and Nor	llinear Operations.	
	IMAGE	ENHANCEMENT	(12 Hours)
	Gray Le	vel Transformations-Image Negatives, Log, Power-Law and Piecewise Linear	Transformation
	Function	ns; Histogram Processing-Equalization, Matching; Enhancement Operations - A	rithmetic, Logic,
	Subtrac	tion and Averaging; Spatial Filtering -Linear and order-statistics for Smoothing,	First and Second
	Derivati	ves/Gradients for Sharpening, 2-D Fourier Transform, It's Inverse and Propert	ies; Discrete and
	Fast Fou	rier Transform; Convolution and Correlation Theorems; Filtering in Frequency D	Oomain-Low Pass
	Smooth	ing, High Pass Sharpening, Band Reject Filter, Homomorphic Filtering.	
	IMAGE	RESTORATION	(10 Hours)
	Image [Degradation and Restoration Processes; Noise Models-Spatial Properties, N	loise Probability
	Density	Functions, Periodic Noise, Estimation of Noise Parameters; Restoration in the P	resence of Noise
	and Me	an Filters, Order-Statistics Filters, Adaptive Filters; Linear Position-Invariant D	egradations and
	Estimati	on; Geometric Transformations-Spatial Transformation, Gray-Level Interpolation	on.
	IMAGE	COMPRESSION	(04 Hours)
	Fundam	entals of Compression, Image Compression Model, Error-free Compression,	Lossy Predictive
	Coding,	and Transform Coding.	
	MORPH	OLOGICAL IMAGE PROCESSING	(04 Hours)
	Prelimir	aries-Set Theory and Logic Operations in Binary Images; Basic Morphologi	cal Operations -
	Opening	g, Closing Operators, Dilation and Erosion; Morphological Algorithms - Bour	dary Extraction,
	Region	Filling, Extraction of Connected Components, Convex Hull, Thinning, Thicke	ning, Skeletons;
	Extension	on of Morphological Operations to Gray-Scale Images.	
	IMAGE	SEGMENTATION	(09 Hours)
	Detection	on of Discontinuities - Point, Line and Edges; Edge Linking and Boundary	Detection-Local

Processing, Global Processing Using Hough Transform; Thresholding - Local, Global and Adaptive;

	Region-Based Segmentation - Region Growing, Region Splitting and Merging; Motion Detection, Image
	Representation and Description.
	(Total Contact Time: 45 Hours)
3.	Books Recommended:
	1. Gonzalez R. C. and Woods R. E, "Digital Image Processing", 4 th Edition, Pearson Education, 2018.
	2. Sonka M. Hlavac V., Boyle R., "Image Processing, Analysis and Machine Vision", 4 th Edition, Cengage
	Learning, 2017.
	3. S. Sridhar, "Digital Image Processing", 2 nd Edition, Oxford University Press, 2016
	4. Jain A. K., "Fundamentals of Digital Image Processing",1 st Edition, Pearson Education India, 2015.
	5. William K. Pratt, "Introduction to Digital Image Processing", CRC Press, 2013.

B.Tech. III Semester V ANTENNA THEORY	Scheme	L	Т	Р	Credit
EC343		3	0	0	03

1.	Course	Outcomes (COs):	
	At the e	nd of the course the students will be able to:	
	CO1	Explain the fundamentals and working principle of different antennas to their	r applications.
	CO2	Apply the developed theories to model different radiating systems.	
	CO3	Compare the various antennas in terms of their design, functionality, use etc.	
	CO4	Evaluate the radiation and impedance characteristics of aperture, broadband antennas and arrays.	l, microstrip
	CO5	Design suitable antennas and validate their performance for antenna arrays a	and smart
		antennas, mathematically analyze the types of antenna arrays.	
2.	Syllabus	<u>:</u>	
	FUNDAI	MENTAL CONCEPTS	(10 Hours)
	Physical	concept of radiation, Radiation pattern, Near- and Far-field regions, Reciprocit	
	•	ffective Aperture, Polarization, Input Impedance, Efficiency, Friis transm	•
	-	n integrals and Auxiliary Potential Functions.	, ,
	RADIAT	ION FROM WIRES AND LOOPS	(08 Hours)
	Infinites	imal dipole, Finite-length Dipole, Linear Elements near Conductors, Dip	oles for Mobile
	Commu	nication, Small Circular Loop Folded Dipole.	
	APERTU	RE AND HORN ANTENNAS	(06 Hours)
	Huygen	s' Principle, Radiation from Rectangular and Circular Apertures, Design Conside	rations, Babinet's
	Principle	e, Radiation from Sectoral and Pyramidal Horns, Design Concepts.	
	REFLECT	OR ANTENNAS	(06 Hours)
		ic Reflector, Paraboloidal Reflector, Aperture Pattern of Large Circular Apertution, Off axis operation of Paraboloidal Reflectors, Cassegrain feed system.	res with Uniform
	BROAD	BAND ANTENNAS	(04 Hours)
	Broadba	and concept, Log-periodic antennas, Frequency independent antennas.	,
	MICROS	TRIP ANTENNAS	(06 Hours)
	Basic c	naracteristics of microstrip antennas, Feeding methods, Methods of Ana	alysis, Design of
	Rectang	ular and Circular Patch Antennas.	
	ANTENI	NA ARRAYS	(05 Hours)
	Analysis	of Uniformly Spaced Arrays with Uniform and Non-uniform Excitation amplitu	des, Extension to
	planar a	rrays.	
		(Total Contact	: Time: 45 Hours)
3.	Books R	ecommended:	
	20:	A. Balanis, "Antenna Theory and Design", 4th Ed., An Indian Adaptation, Joh 21. . Krauss, "Antennas for all Applications", 3 rd Ed., Tata McGraw-Hill, 2016.	n Wiley & Sons.,

- 3. W. L. Stutzman, "Antenna Theory and Design", 3rd Ed., John Wiley & Sons, 2012.
- 4. R. S. Elliot, "Antenna Theory and Design", Revised edition, Wiley-IEEE Press., 2006.
- 5. John Kraus, "Antennas and Wave Propagation", McGraw-Hill., 2017.

B.Tech. III EC Semester V HARDWARE DESCRIPTION LANGUAGE	Scheme	L	Т	P	Credit
VL343		3	0	0	03

1.	Course C	utcomes (COs):					
	At the er	d of the course the students will be able to:					
	CO1	lware					
	description and model various delays CO2 Implement register transfer and gate level Digital system circuits. Also, verify with HDL simulations, Sequential circuits and FSMs						
	CO3	Develop and implement combinational logic circuits such as mux, demux, en decoder, adders using Verilog and VHDL.	ncoder,				
	CO4 CO5	Evaluate the synthesized hardware for area, power and speed Design ALU, instruction decoder, FIFO using HDL					
2.	Syllabus	ICTION .	(44.11)				
	INTRODU	JCTION	(11 Hours)				
	Basic Concepts Of Hardware Description Languages, Hierarchy, Concurrency, Logic And Delay Modeli Structural, Data-Flow And Behavioral Styles of Hardware Description, Architecture Of Event Driv Simulators						
	VHDI – N	Andalling and Analysis					
	VIIDE	Modelling and Analysis	(16 Hours)				
	Syntax A And Sig Instantia	nd Semantics Of VHDL, Variable And Signal Types, Arrays And Attributes, Opera nal Assignments, Entities, Architecture Specification And Configuration tion, Concurrent And Sequential Constructs, Use Of Procedures And Functions	ators, Expressions ons, Component				
	Syntax A And Sig Instantia Digital D	nd Semantics Of VHDL, Variable And Signal Types, Arrays And Attributes, Opera nal Assignments, Entities, Architecture Specification And Configuratio tion, Concurrent And Sequential Constructs, Use Of Procedures And Function	ators, Expressions ons, Component				
	Syntax A And Sig Instantia Digital D VERILOG Syntax A Assignment	nd Semantics Of VHDL, Variable And Signal Types, Arrays And Attributes, Opera nal Assignments, Entities, Architecture Specification And Configuration tion, Concurrent And Sequential Constructs, Use Of Procedures And Functions esign Using VHDL	etors, Expressions ons, Component ons, Examples of (18 Hours) ssions And Signal				
	Syntax A And Sig Instantia Digital D VERILOG Syntax A Assignment	nd Semantics Of VHDL, Variable And Signal Types, Arrays And Attributes, Operanal Assignments, Entities, Architecture Specification And Configuration, Concurrent And Sequential Constructs, Use Of Procedures And Functions Using VHDL — Digital Design and Synthesis and Semantics Of Verilog, Variable Types, Arrays And Tables, Operators, Expresents, Modules, Nets And Registers, Concurrent And Sequential Constructs, Tasles Of Design Using Verilog, Synthesis Of Logic From Hardware Description	etors, Expressions ons, Component ons, Examples of (18 Hours) ssions And Signal				
3.	Syntax A And Sig Instantia Digital D VERILOG Syntax A Assignme Example:	nd Semantics Of VHDL, Variable And Signal Types, Arrays And Attributes, Operanal Assignments, Entities, Architecture Specification And Configuration, Concurrent And Sequential Constructs, Use Of Procedures And Functions Using VHDL — Digital Design and Synthesis and Semantics Of Verilog, Variable Types, Arrays And Tables, Operators, Expresents, Modules, Nets And Registers, Concurrent And Sequential Constructs, Tasles Of Design Using Verilog, Synthesis Of Logic From Hardware Description	cators, Expressions ons, Component ons, Examples of (18 Hours) ssions And Signal ks And Functions,				

B.Tech. III EC Semester V SENSORS AND TRANSDUCERS	Scheme	L	Т	Р	Credit
EC361		3	0	0	03

1.	Course C	Outcomes (COs):						
	At the er	nd of the course the students will be able to:						
	CO1	Explain the different types of sensors and transducers with working princip	le.					
	CO2 Apply the concepts of sensors for various applications.							
	CO3	Analyze different sensors and transducers for various applications.						
	CO4 Evaluate the applications of sensors in measurements/instrumentation.							
	CO5	Design the basic sensors systems for different applications.						
	<u> </u>							
2.	Syllabus							
	INTRODU	JCTION	(05 Hours)					
		Concepts and Terminology, Definition of Transducer, Sensor and Actuator, Tration, Criteria to Choose a Transducer/Sensor, Characteristics parameters of S						
	RESISTIV	E TRANSDUCERS	(06 Hours)					
	Resistive	Potentiometers, Strain Gauges, Resistive Temperature Detectors, RTDs, P						
		pendent Resistors (LDRs), Resistive Hygrometers, Resistive Gas Sensors.						
	INDUCTI	VE AND MAGNETIC TRANSDUCERS	(06 Hours)					
	Inductive	e Transducers: Self-inductive transducer, Mutual inductive transducers,	Linear Variable					
	Differen ⁻	tial Transformer-LVDT Accelerometer, Applications of Inductive Transducers	such as proximity					
	sensors	for position measurement, dynamic motion measurement, Magnetic Sensor	rs: Sensors based					
	on Hall E	ffect, Performance Characteristics and Applications.						
		IVE TRANSDUCERS	(04 Hours)					
	Working	Principle of Capacitive Transducer, Variable Distance based Capacitive Tran	sducers, Variable					
		sed Capacitive Transducers, Variable Distance based Capacitive Transduce						
	sensitivi analytes	ties, Applications of Capacitive Transducers for the measurement of different	physical and bio-					
	SELF-GEN	NERATING TRANSDUCERS	(06 Hours)					
		of operation, construction, theory, advantages and disadvantages and						
	following	g transducers: Thermocouple, Piezo-electric transducer, Pyroelectric transducer and Electrochemical transducer.	• •					
	OPTICAL	AND ACOUSTIC TRANSDUCERS	(04 Hours)					
	Principle	of Optical fiber based sensors, Types of optical sensors, Applications of op	tical sensors and					
		ors. Principle Acoustic transducers, SAW and IDT sensors, Applications of Acou ic Sensor.	ustic transducers,					
	BIOSENS	ORS	(03 Hours)					
	-	of Biosensors, Performance Criteria of Biosensors, Types of Bios nemical, Thermal, Resonant, Ion-sensitive, Optical etc. and its applications.	ensors such as					
	PRESSUR	RE, FLOW AND LEVEL TRANSDUCERS	(07 Hours)					
	Pressure	Transducers Like U-tube manometer, Bourdon tube, Diaphragm and Bellows,						
	Thin Pla	tes, Piezo-resistive, Capacitive Sensors, VRP Sensors, Pirani vacuum gauge	Vacuum Sensors.					
	Flow Tr	ansducers Like Differential Pressure, Orifice Plate Flow meter, Flow N	ozzle, Hot Wire					

Anemometer, Ultrasonic Flow meter, Vortex Flow meter. Level Tran	sducers Like Displacer, Float,				
Pressure Gages, Capacitive, Resistive, Ultrasonic type level measurement	ts, Level Switch.				
ADVANCEMENTS IN SENSODS AND TRANSPILICEDS	(04.11)				
	(04 Hours)				
Sensors Used In Smartphone, Sensors Used In Smart city, Sensors Fo	or Robotics, MEMS and Nano				
Sensors, Smart and Integrated Sensors, IoT Applications.					
(Total Contact Time: 45 Hours)				
Books Recommended:					
1. S. Vijayachitra, "Transducers Engineering", PHI Learning Pvt. Ltd., 1s	st Ed 2016				
	Eu., 2010				
2. Ghosh Arun K., "Introduction to Transducers", PHI Learning Pvt. Ltd					
	., 1 st Ed., 2014				
3. Patranabis D., "Sensors and Transducers", 2nd Ed., Prentice-Hall Ind	., 1 st Ed., 2014 dia, 2004.				
 Patranabis D., "Sensors and Transducers", 2nd Ed., Prentice-Hall Ind Shawhney A. K., "A Course in Electrical and Electronic Measure 	., 1 st Ed., 2014 dia, 2004.				
 Patranabis D., "Sensors and Transducers", 2nd Ed., Prentice-Hall Ind Shawhney A. K., "A Course in Electrical and Electronic Measure Dhanpat Rai & Sons, January 2021. 	l., 1 st Ed., 2014 dia, 2004. ements and Instrumentation",				
 Patranabis D., "Sensors and Transducers", 2nd Ed., Prentice-Hall Ind Shawhney A. K., "A Course in Electrical and Electronic Measure 	l., 1 st Ed., 2014 dia, 2004. ements and Instrumentation",				
 Patranabis D., "Sensors and Transducers", 2nd Ed., Prentice-Hall Ind Shawhney A. K., "A Course in Electrical and Electronic Measure Dhanpat Rai & Sons, January 2021. 	l., 1 st Ed., 2014 dia, 2004. ements and Instrumentation", Viley India, 2011.				
 Patranabis D., "Sensors and Transducers", 2nd Ed., Prentice-Hall Ind Shawhney A. K., "A Course in Electrical and Electronic Measure Dhanpat Rai & Sons, January 2021. Alok Barua, "Fundamental of Industrial Instrumentation", 1st Ed., W 	l., 1 st Ed., 2014 dia, 2004. ements and Instrumentation", Viley India, 2011.				
	ADVANCEMENTS IN SENSORS AND TRANSDUCERS Sensors Used In Smartphone, Sensors Used In Smart city, Sensors For Sensors, Smart and Integrated Sensors, IoT Applications. Books Recommended:				

B.Tech. III EC Semester VI MICROWAVE COMPONENTS AND COMMUNICATION	Scheme	L	Т	Р	Credit
EC302		3	0	2	04

1.	Course C	utcomes (COs):	
	At the en	d of the course the students will be able to:	
	CO1	Explain the basic concepts of microwave components, working principle based and microstrip based components, sources and their applications and	_
	CO2	Apply the knowledge of transmission line theory to waveguide compone components and antennas.	
	CO3	Analyze the electric and magnetic field modes in microstrip based and wa components in association with the communication systems.	veguide-based
	CO4 CO5	Evaluate the different parameters of microwave communication system. Design the matching networks, microstrip filters of different orders, wa hybrid circuits and Microwave integrated circuits.	veguide-based
2.	Syllabus:		
	INTRODU	JCTION	(02 Hours)
	Circuit-F	eld Relations, RF Behaviour of Passive Components, Chip Components.	
	MICROW	AVE WAVEGUIDES AND COMPONENTS	(08 Hours)
		tion, Rectangular Waveguides, Rectangular Cavity Resonators, Microwave des Tees, Magic Tee, Directional Couplers.	Hybrid Circuits:
	MICROW	AVE NETWORK ANALYSIS AND IMPEDANCE MATCHING	(06 Hours)
		finitions, Interconnecting Networks, Network Properties and Application, ABC ers, Impedance Matching using Discrete Components, Microstrip Line Matchi	-
	POWER I	DIVIDERS AND DIRECTIONAL COUPLERS	(07 Hours)
		nction Power Divider, The Wilkinson Power Divider, The Quadrature (90°) Hybnal Couplers, Rat-race and Hybrid Ring.	orid, Coupled Line
	MICROW	AVE FILTERS	(08 Hours)
		sonator and Filter Configurations, Periodic Structures, Filter Design by the I Special Filter Realizations, Stepped-Impedance Low-Pass Filters, Coupled Line	•
	MICROW	AVE DIODES AND TUBES	(07 Hours)
	Gunn Di	, HEMT, Varactor diodes, PIN diodes, IMPATT, TRAPATT and BARITT, Microway odes, Schottky Diodes and Detectors, Microwave Unipolar and Bipolar Traes, principle of operation, characteristics, Klystrons, Magnetrons and TWT.	· ·
	MICROW	AVE ANTENNAS	(04 Hours)
	Fundame Antenna	entals of Antenna, Antenna Arrays, Microstrip, Helical, Yagi-Uda, Log-Periods. s.	dic and Reflector
	MICROW	AVE COMMUNICATION SYSTEMS AND OTHER APPLICATIONS	(03 Hours)
	Overviev	v of Radar, Cellular Communication, Satellite Communication	
	PRACTIC	AL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY	(30 Hours)

	(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)
3.	List of Practicals:
	Introduction to Microwave Bench.
	2. To determine the frequency & wavelength in a rectangular wave-guide working on TE10 mode
	3. To obtain characteristics of Attenuator (Fixed and Variable type)
	4. To verify properties of Magic Tee
	5. To verify properties of Directional Coupler.
	6. To obtain characteristics of Microstrip Band Pass and Band Stop Filters.
	7. To obtain characteristics of Microstrip Power Divider.
	8. To plot Mode Characteristics of Reflex Klystron.
	9. To plot of V-I characteristics of Gunn Diode
	10. To verify properties of Resonant Cavity
	11. Study and analysis of EMI and EMC standards.
	12. Experiments on Microwave Measurements:
	Power measurements: Calorimeter method, Bolometer bridge method
	Measurement of Cavity Q, Measurement of S parameters of a Network.
4.	Books Recommended:
	1. David M. Pozar, "Microwave Engineering: Theory and Techniques, An Indian Adaptation", 4 th Ed.,
	John Wiley & Sons, Inc., 4th Ed., 2020.
	2. C. F. Free and Collin S. Aitchison, "RF and Microwave Circuit Design - Theory and Applications", 1st
	Ed., Wiley Publications, 2021.
	3. C. A. Balanis, "Antenna Theory and Design", 4th Ed., John Wiley & Sons, 2016.
	4. Ludwig Reinhold and Bretchko Pavel, "RF Circuits Design: Theory and Applications", 1st Ed.,
	Pearson Education, Low Price ed., 2000.
	5. Liao Samuel Y., "Microwave Devices and Circuits", 3rd Ed., PHI, 2nd Reprint, 2006.
5.	Reference Books:
	1. Annapurna Das, Sisir K Das, "Microwave Engineering", 3rd Ed., Mc Graw Hill, Reprint 2017.
	2. Kumar A., "Microwave Techniques: Transmission Line", 1st Ed., New Age International, 1998.

B.Tech. III EC Semester VI VLSI DESIGN	Scheme	L	Т	Р	Credit
VL312		3	0	2	04

1.	Course (Outcomes (COs):							
	At the e	nd of the course the students will be able to:							
	CO1 Describe VLSI Design flow and circuit characterization for performance estimation.								
	CO2	Demonstrate dynamic Logic circuits.							
	CO3								
	CO4	Evaluate the circuit performance using Logical efforts.							
	CO5	Design arithmetic building blocks (data-path) from the system's perspective a design of FSM (Control-path).	along with the						
2.	Syllabus	:							
			(25.11						
		UCTION OF VLSI DESIGN	(06 Hours)						
	Styles, Program	al Perspective, Design Hierarchy, Concepts of Regularity, Modularity and Local VLSI Design Flow, Semi-Custom-Full Custom IC Design Flow, Data Patinable Logic Array, CMOS and Bipolar Transistor Gate Arrays and Their Limit GA/CPLD Architecture.	h, Control Path						
	DYNAM	IC LOGIC CIRCUITS	(06 Hours)						
	_	Bootstrapping, Synchronous Dynamic Circuit Techniques, Dynamic and Hic CMOS Circuit, Dynamic Latches and Registers.	gh Performance						
	CIRCUIT	CHARACTERIZATION FOR PERFORMANCE ESTIMATION	(08 Hours)						
		nect, Estimation of Interconnect Parasites, Delay Estimation, Logical Effort ower Dissipation, Design Margin, Reliability.	s and Transistor						
	SEMICO	NDUCTOR MEMORIES	(08 Hours)						
		Memories, design and analysis of ROM Cells, Static and Dynamic Read - Veripheral Circuits, Power Dissipation in Memory, Flash Memory.	Vrite Memories,						
	DESIGN	OF ARITHMETIC BUILDING BLOCKS	(12 Hours)						
		th Operations: Adders, Shifter, Multiplier, Power and Speed Trade-off in Data- Path and FSM.	-path Structures,						
	INPUT-C	OUTPUT CIRCUITS	(05 Hours)						
		tection, Input Circuits, Output Circuits, Pad Drivers and Protection Circuit ion/Distribution, Latch-up and its Prevention.	, On-Chip Clock						
		(Total Contact	Time: 45 Hours)						
3.	List of P	racticals:							
	 Imp Des Des Des Des 	roduction to Verilog HDL and FPGA. Delementation and Simulation of Logic Gate using Verilog HDL on FPGA Sign and Implementation of Half adder and Full Adder using Verilog HDL on FPG Sign and Implementation of Half subtractor and Full Subtractor using Verilog H Sign and Implementation of Ripple Carry Adder using Verilog HDL on FPGA. Sign and Implementation of Multiplexer using Verilog HDL on FPGA. Sign and Implementation of Flip-Flops using Verilog HDL on FPGA.							

- 8. Design and Implementation of Registers using Verilog HDL on FPGA.
- 9. Design and Implementation of Four Bit Up-Down Counter using Verilog HDL on FPGA.
- 10. Design and Implementation of Array Building Blocks.

- 1. Rabaey Jan M., Chandrakasan Anantha and Borivoje Nikolic, "Digital Integrated Circuits (Design Perspective)", 2nd Ed., Prentice Hall of India, 2016 (Reprint).
- 2. Kang and Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", Tata McGraw-Hill, 4th Edition, 2019
- 3. Baker R. Jacob, Li H. W. & Boyce D. E., "CMOS Circuit Design, Layout And Simulation", Wiley, 4th Edition, 2009
- 4. Weste and Harris, "CMOS VLSI Design: A Circuits and Systems Perspective", Pearson Education, 4th Edition, 2020
- 5. Pucknell and Eshraghian: "Basic VLSI Design", Prentice Hall of India, 3rd Edition, 2003

B.Tech. III EC Semester VI WIRELESS AND MOBILE COMMUNICATION	Scheme	L	Т	Р	Credit
EC322		3	0	2	04

1.	Course (Outcomes (COs):	
	At the e	nd of the course the students will be able to:	
	CO1	Describe the terminology related to mobile cellular system, traffic, diverestablished standards	sity, channel and
	CO2	Explain the wireless channel scenario with latest techniques, Cellular struct Mobile Technology by illustrating the various methods and open chimprovement of wireless communication link.	• •
	CO3	Experiment with the traffic calculation formulas to design and optimize the cellular network with the coverage area optimization using various technic	
	CO4	Classify the evolution of the various generation of the Mobile standards	
	CO5	Evaluate the major breakthrough in the field mobile communication stand various applications and use cases	ards by exploring
2.	Cullabora		
۷.	<u>Syllabus</u>	<u>i</u>	
	INTROD	UCTION TO WIRELESS CHANNEL	(06 Hours)
	AWGN (Channel, Multipath and Fading Effects, maximum delay spread, RMS delay	spread, coherence
	bandwid	Ith, coherence time, Large and Small Scale Fading, Flat and Frequency Sele	ective Fading, Slow
		t Fading, BER performance of communication systems, Channel Mod	-
		tion model, Terrain Models, City Models, Rayleigh, Rician and Nakagami Ch	annel Models, BER
	perform	ance of wireless channel, channel estimation, equalization.	
	CELLULA	R SYSTEM DESIGN FUNDAMENTALS	(04 Hours)
	A Basic (Cellular System, Cellular Communication Infrastructure: Cells, Clusters, Cell S	plitting, Frequency
		oncept and Reuse Distance Calculation, Cellular System Components, Ope	
		, Call Setup, Handoff/Handover, Channel Assignment-Fixed and	•
		ences: Co-Channel and Adjacent Channel, Antennas for The Base Stations, Se alculation	ctorization, Mobile
	DIVERSI	TY TECHNIQUES	(03 Hours)
		ction to Diversity, Types of Diversity- Space, Time, Frequency, Transmit , selection diversity, combining diversity, equalization.	Diversity, Receive
	мімо т	ECHNOLOGY	(03 Hours)
	Introduc	ction to MIMO technology, Beamforming, space time signal processing, Mass	sive MIMO concept
		10BILE COMMUNICATION STANDARDS (2G-3G)	(04 Hours)
		w of 2G 3G, Key capabilities, GSM: Global System for Mobiles Communication	·
		Radio Service, EDGE: Enhanced Data - Rates for Global Evolution, UMTS imunication System, WCDMA	: Universal Mobile
	MOBILE	COMMUNICATION STANDARD (4G)	(10 Hours)
		nnology, Key capabilities, Access Technology, LTE Network Architecture, Cha	
		Structure, Radio Resource Management, Security in LTE, Performance i	
	average	snr, average symbol/bit error rate.	
	MOBILE	COMMUNICATION STANDARD (5G)	(12 Hours)
			,

Introduction to 5G, 5G Standardization and Regulation: Frequencies, Standardization, Regulation, Three pillars of 5G: eMBB, , mMTC, URLLC, 5G Network: Design Principles, Features and Functions, 5G Network Architecture, 5G Access Networks: 5G Network Architecture, RAN (Radio Access Network), Open-RAN (O-RAN), 5G Core Network: Basic System Architecture and Protocols, Core Network Functions, Service Based Architecture (SBA), Network Slicing, 5G System: 4G/5G Migration, 5G and IMS, Access Networks and Fixed Mobile Convergence (FMC), 5G and IoT, 5G Campus Networks, 5G System in an Overall View, 5G and Security: Security for the Communication Network, Security in the Cloud Infrastructure, 3GPP Security Architecture for 5G, 5G and Environment: New Issues through 5G Technology, Electromagnetic Radiation and Health, Exposure and Limit Values, Influences of the Network Architecture, Energy Requirements, Raw Materials, and Sustainability

FUTURE DEVELOPMENTS TOWARDS 6G

(03 Hours)

Further Development of 5G, Network 2030, Research, Regulation, and Standardization on 6G, 6G Use Cases and Usage Scenarios, 6G Requirements, Technologies for 6G and Network Architectures

PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY

(30 Hours)

(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)

3. List of Practicals:

- 1. Implement and simulate the various modulation schemes and analyze their performance.
- 2. Implement and simulate M-PSK modulation technique with OFDM on an AWGN channel with the help of MATLAB where M=2,4,16. Plot BER vs SNR.
- 3. Implement and simulate M-PSK modulation technique with OFDM on a single-tap Rayleigh fading channel with AWGN where M=2,4,16. Plot BER vs SNR.
- 4. Implement and simulate M-PSK modulation technique with OFDM on a single-tap Rician fading channel with AWGN where M=2,4,16. Plot BER vs SNR for different values of the Rician K factor.
- 5. Simulate a multi-tap Rayleigh fading channel with inter-symbol interference (ISI). Perform time-domain block-wise zero-forcing equalization to eliminate ISI at the receiver and plot BER vs SNR for an M-QAM system.
- 6. Implement and simulate an Orthogonal Frequency Division Multiplexing (OFDM) communication system with a multi-tap fading channel. Perform frequency domain equalization on each subcarrier at the receiver and plot BER vs SNR for M-QAM symbols.
- 7. Simulate a single-tap Rayleigh fading channel with imperfect channel state information (CSI) for an M-QAM communication system for M=4. Perform channel estimation at the receiver using pilot symbols and decode the information symbols using the channel estimates. Plot BER vs SNR for various number of pilot symbols (per block of transmitted symbols).
- 8. Implement an OFDM system with frequency diversity on a multi tap Rician fading channel. Transmit the same M-QAM symbols on multiple subcarriers and perform maximal ratio combining (MRC) at the received frequency-domain symbols. Plot BER vs SNR and observe the effect of increasing the number of repeated symbols.
- 9. Implement and simulate multi-antenna Spatial Diversity techniques using a 2x1, 3x1 and 4x1 Single Input Multiple Output (SIMO) communication system on a single tap Rician fading channel. Plot BER vs SNR for Selection Combining and Maximal Ratio Combining (MRC) techniques.
- 10. Implement and simulate a 2x2 Multiple Input Multiple Output (MIMO) communication system on a single tap Rayleigh fading channel. Plot BER vs SNR for Zero-Forcing (ZF) and Linear Minimum Mean Square Error (LMMSE) receivers.
- 11. Implement and simulate a Direct Sequence Spread Spectrum (DSSS) communication system with a multi-tap Rayleigh fading channel. Implement Rake receiver and plot BER vs SNR for different number of channel taps L (L = 1, 3, and 5). 12. To study the 4G trainer Kit.
- 12. Introduction to 5G infrastructure

- 1. Mobile Cellular Telecomm. B y William C. Y. Lee.
- 2. Andreas F. Molisch, "Wireless Communications" 2nd Ed., Wiley, 2011.
- 3. Dalal Upena," Wireless and Mobile Communication", 1st Ed., Oxford University Press, 2016.
- 4. Ajay R. Mishra, "Cellular Technologies For Emerging Markets", A John Wiley and Sons, Ltd., Publication, first edition, 2010.
- 5. Erik Dahlman, Stefan Parkvall, Johan Sko, "4G, LTE-Advanced Pro and The Road to 5G", Elsevier publication, Third Edition, 2016
- 6. Ulrich Trick, "5G", Walter de Gruyter publisher, 2nd Edition, 2024.

5. Reference Books:

1. Rodriguez, Jonathan. Fundamentals of 5G mobile networks. John Wiley & Sons, 2015.

B.Tech. III EC Semester VI DATA STRUCTURES AND ALGORITHMS	Scheme	L	Т	Р	Credit
EC324		3	0	2	04

	Course	Outcomes (COs):	
	At the e	nd of the course the students will be able to:	
	CO1	Understand linear data structures like arrays, stacks, queues, and linked lists data structures like trees and graphs.	and non-linear
	CO2	Implement sorting, searching, and hashing algorithms.	
	CO3	Analyze the complexity of algorithms in terms of time and space.	
	CO4	Apply recursive techniques in problem-solving.	
	CO5	Create a modified data structure for a specific requirement.	
2.	Syllabus	<u>:</u>	
	INTROD	UCTION TO DATA STRUCTURES	(04 Hours)
	_	ims as opposed to programs, Measures for performance Analysis, Asymptotic I Θ), Omega (Ω). Time and space complexity, Best, worst, and average case analy	
	Types o	f Data Structures: Linear and Non-linear data structures.	
	LINEAR	DATA STRUCTURES	(10 Hours)
	Arrays:	Definition, types, and operations (insertion, deletion, traversal).	
		ists: Definitions, structure, and basic operations (insertion, deletion, traversal) ubly Linked List and Circular Linked List.) of Singly Linked
	Stacks		
	implem	and Queues: Stacks: Definition, operations (push, pop, peek etc.), and ap entation using arrays and linked lists. Queues: Definition, types of queues (sim queues), operations (enque, dequeue etc.) Queue implementation using arrays	ple, circular, and
	implem priority	entation using arrays and linked lists. Queues: Definition, types of queues (sim	ple, circular, and
	implem priority Time an	entation using arrays and linked lists. Queues: Definition, types of queues (sim queues), operations (enque, dequeue etc.) Queue implementation using array	ple, circular, and
	implem priority Time an NON LIN	entation using arrays and linked lists. Queues: Definition, types of queues (sim queues), operations (enque, dequeue etc.) Queue implementation using array of Space Complexity analysis of operations on the above data structures.	(12 Hours) perfect, skewed,
	implem priority Time an NON LIN Binary balance Binary S	entation using arrays and linked lists. Queues: Definition, types of queues (sim queues), operations (enque, dequeue etc.) Queue implementation using arrays of Space Complexity analysis of operations on the above data structures. NEAR DATA STRUCTURES Trees: Need of Binary Trees, Definition, properties, types (full, complete, page 1).	(12 Hours) perfect, skewed,
	implem priority Time and NON LIN Binary Shalance Binary Shalance Red-Bla	entation using arrays and linked lists. Queues: Definition, types of queues (simqueues), operations (enque, dequeue etc.) Queue implementation using arrays of Space Complexity analysis of operations on the above data structures. NEAR DATA STRUCTURES Trees: Need of Binary Trees, Definition, properties, types (full, complete, plan), Binary tree traversal techniques (inorder, preorder, postorder, level order). Search Trees (BST): Need of BST, Definition, properties, operations (insertion).	(12 Hours) perfect, skewed, , n, three cases of
	implem priority Time and NON LIN Binary State balance Binary State deletion Red-Bla Red-Bla AVL Tre	entation using arrays and linked lists. Queues: Definition, types of queues (simqueues), operations (enque, dequeue etc.) Queue implementation using arrays and Space Complexity analysis of operations on the above data structures. NEAR DATA STRUCTURES Trees: Need of Binary Trees, Definition, properties, types (full, complete, pd), Binary tree traversal techniques (inorder, preorder, postorder, level order). Search Trees (BST): Need of BST, Definition, properties, operations (insertion, traversal). ck Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock Trees.	(12 Hours) perfect, skewed, , three cases of uble rotations in
	implem priority Time and NON LIN Binary balance Binary deletion Red-Bla Red-bla AVL Tre Operati Heaps:	entation using arrays and linked lists. Queues: Definition, types of queues (simqueues), operations (enque, dequeue etc.) Queue implementation using arrays and Space Complexity analysis of operations on the above data structures. NEAR DATA STRUCTURES Trees: Need of Binary Trees, Definition, properties, types (full, complete, pd), Binary tree traversal techniques (inorder, preorder, postorder, level order). Search Trees (BST): Need of BST, Definition, properties, operations (insertion, traversal). ck Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock trees, Operations (Insertion and deletion) in Red-Black trees. ees: Need of AVL Trees, Definition, Properties, Single and Double rotation.	(12 Hours) perfect, skewed, three cases of uble rotations in ans in AVL trees,
	implem priority Time and NON LIN Binary State balance Binary State deletion Red-Black Red-black AVL Trecoperati Heaps: and heaches Hashing	entation using arrays and linked lists. Queues: Definition, types of queues (sim queues), operations (enque, dequeue etc.) Queue implementation using arrays and Space Complexity analysis of operations on the above data structures. INTEREDITION DEFINITION OF THE PROPERTY OF THE PROPERT	(12 Hours) perfect, skewed, n, three cases of uble rotations in ns in AVL trees, nsertion, deletion
	implem priority Time and NON LIN Binary balance Binary sideletion Red-Black Red-black AVL Trecoperati Heaps: and heachear File	entation using arrays and linked lists. Queues: Definition, types of queues (sim queues), operations (enque, dequeue etc.) Queue implementation using array and Space Complexity analysis of operations on the above data structures. NEAR DATA STRUCTURES Trees: Need of Binary Trees, Definition, properties, types (full, complete, plant), Binary tree traversal techniques (inorder, preorder, postorder, level order). Search Trees (BST): Need of BST, Definition, properties, operations (insertion, traversal). ck Trees: Need of Red-Black Trees, Definition, Properties, Left, Right and Dock trees, Operations (Insertion and deletion) in Red-Black trees. ees: Need of AVL Trees, Definition, Properties, Single and Double rotation ons (Insertion and deletion) in AVL trees. Need of Heaps, Definition, Properties, Max-heap and Min-heap, operations (in pify) in AVL trees, Priority Queue.	(12 Hours) perfect, skewed, n, three cases of uble rotations in ns in AVL trees, nsertion, deletion

Introduction to Graphs: Need of Graphs, Definitions, types (directed, undirected, weighted), Representations of graphs (adjacency matrix, adjacency list).

Graph Traversal Algorithms: Breadth-First Search (BFS), Depth-First Search (DFS).

Shortest Path Algorithms: Need of Shortest Path Algorithm, Dijkstra's algorithm, Bellman-Ford algorithm.

Minimum Spanning Trees: Need of Minimum Spanning Trees, Prim's algorithm, Kruskal's algorithm.

SEARCHING AND SORTING ALGORITHMS

(12 Hours)

Searching Algorithms: Need of Searching Algorithm, Linear Search, Binary Search.

Sorting Algorithms: Need of Sorting Algorithms, Comparison-based sorting algorithms: Bubble Sort, Selection Sort, Insertion Sort, Merge Sort, Quick Sort, Heap Sort.

Non-comparison-based sorting algorithms: Radix Sort.

Time and space complexity analysis of above sorting algorithms.

PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY

(30 Hours)

(Total Contact Time: 45 Hours + 30 Hours = 75 Hours)

3. <u>List of Practicals:</u>

- 1. Write a program to perform Insertion and Deletion in an unsorted Array when the number and the positions are given.
- 2. Write a program to search an element in a sorted array using binary search and search the same element in the same array using linear search.
- 3. Perform Insertion and Deletion in a Linked List when the number and the positions are given.
- 4. Given two linked lists List1 = {A1, A2......,An} and List2 = {B1,B2,.....Bm} with data (both lists) in ascending order. Write a program to merge the given lists so that the merged list will be: {A1,B1,A2,B2,......Am,Bm,Am+1,.....An} if n >= m {A1,B1,A2,B2,......An,Bn,Bn+1,.....Bm} if m >= n
- 5. Write the programs to perform a stack's push, pop, top and isEmpty functions.
- 6. Write a program to find the height of a binary tree.
- 7. Write a program to insert and delete an element in a binary search tree.
- 8. Given a sorted doubly linked list, write a program to convert it into a balanced binary search tree.
- 9. Write a program to find the shortest path in a weighted graph using the Dijkstra algorithm.
- 10. Write a program to sort an array using mergesort algorithm.
- 11. Write a program to implement a separate chaining collision resolution technique.
- 12. Write the enqueue and deque functions for a queue implemented using a linked list.
- 13. Write a program to implement heap sort algorithm.
- 14. Write a program to solve the traveling salesman problem using greedy algorithm

- 1. Narasimha Karumanchi, "Data Structures and Algorithms Made Easy", CareerMonk Publications, 2021.
- 2. Mark A. Weiss, "Data Structures and Algorithm Analysis in C++", 4th Ed., Published by Pearson (June 13th 2013).
- 3. Gilles Brassard, "Fundamentals of Algorithms", Pearson Education 2015.
- 4. E. Horowitz, S. Sahni and S. Rajasekaran, "Computer Algorithms/C++", Second Edition, University Press, 2007.
- 5. A. V. Aho, J. E. Hopcroft, and J. D. Ullman. Data Structures and Algorithms. Addison-Wesley, Reading, Massachusetts, 1983.

	6. Anany Levitin "Introduction to the Design and Analysis of Algorithms" Pearson Education, 2015.
5.	Reference Books:
	1. Richard F. Gilberg, Behrouz A. Forouzan, "Data Structures – A Pseudocode Approach with C++", Thomson Brooks / COLE, 1998.

B.Tech. III EC Semester VI OPTICAL FIBER COMMUNICATION	Scheme	L	Т	Р	Credit
EC326		3	0	2	04

1.	Course Outcomes (COs):	
	At the end of the course the students will be able to:	
	CO1 Explain the different types of fibers and optical components of an optical collink.	mmunication
	CO2 Apply the concepts of light transmission in optical fiber communication link.	
	CO3 Analyze fiber, optical source, detector and components.	
	CO4 Evaluate optical fiber communication link parameters.	
	CO5 Design the basic optical fiber communication system.	
2.	Syllabus:	
	LIGHTWAVE TRANSMISSION	(07 Hours)
	Nature Of Light, Basic Optical Laws, Propagation Of Light In Fiber, Elements C	of Fiber Optic
	Communication, Optical Spectrum, Optical Power, Types of Optical Fiber, Fiber Fabrication	n, Fiber Cables.
	SIGNAL DEGRADATION AND MEASURMENTS	(07 Hours)
	Degradation Of Signals In Optical Fiber, Attenuation, Absorption Losses, Scattering Losse	
	Losses, Effect Of Dispersion On Pulse Transmission, Intermodal, Intramodal and Wavegu	_
	Total Dispersion And Maximum Transmission Rates, Nonlinear Effects In Fiber, Nume	erical Aperture
	Measurements, Attenuation Measurement, Dispersion Measurement, OTDR Field Applic	cations.
	OPTICAL SOURCES	(08 Hours)
	Basic Structure, Principle And Operation and Types of Light Emitting Diode, Laser Diod	e, Comparison
	Between LED And LD.	
	PHOTO DETECTORS AND RECEIVER SYSTEM	(06 Hours)
	PIN Photodiode, Avalanche Photodiode, Comparison Between PIN Photodiode And APD	
	Receiver Operation, Receiver Sensitivity, System Performance Evaluation Criteria, Eye	Diagram, BER,
	OSNR, And Q-Factor.	
	POWER LAUNCHING, COUPLING AND LINK DESIGN	(04 Hours)
	Source To Fiber Power Launching, Lensing Schemes, Fiber To Fiber Joints, Connectors, Sp	O.
	Point Link, System Design Considerations, Power Budget, Rise Time Budget, Power Pena	·
	OPTICAL AMPLIFIERS	(05 Hours)
	Principle of Optical Amplification, Semiconductor Optical Amplifiers, Erbium-Doped Fi	ber Amplifiers,
	Raman Amplifiers.	(00.115
	WDM CONCEPTS AND COMPONENTS Principles Of WDM, WDM System Configuration, Types of WDM System, WDM	(08 Hours)
	Applications of WDM Systems.	components,
	Applications of Work Systems.	
	PRACTICAL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY	(30 Hours)
	·	-
	(Total Contact Time: 45 Hours + 30 Hours	urs = 75 Hours)
3.	List of Practicals:	
		Į.

- 1. To implement and plot the I-V and I-P characteristics of LED.
- 2. To implement and plot the I-V and I-P characteristics of LASER Diode.
- 3. To implement and plot the I-V and I-P characteristics of Photo Detector.
- 4. To implement, study and analyze numerical aperture and losses in optical fiber.
- 5. To study and analyze modes and power in optical fiber using software.
- 6. To implement and study FM and PWM through optical link.
- 7. To implement and study free space optics using LASER module.
- 8. To implement and find the BER and EYE Pattern.
- 9. To implement and study power margin and sensitivity of optical system.
- 10. Design and performance analysis of a single channel link using Optisystem.
- 11. Design and performance analysis of a WDM link using Optisystem.
- 12. Link budget and rise time budget analysis of a single channel optical link using Optisystem.

- 1. Gerd Kaiser, "Optical Fiber Communication", McGraw Hill, 5th Ed., 2017.
- 2. Senior J. M., "Optical Fiber Communication Principle And Practice", PHI, 3rd Ed., 2018
- 3. Govind P. Agrawal, "Fiber-Optic Communication Systems", 5th Edition, 2021
- 4. C.S. Gupta, "Optical Fiber Communication and Its Applications", PHI, 1st Ed., 2021
- 5. Gp Capt KS Mathur (Retd.), "Fiber Optics Fundamentals and Advances in Optical Communications", Bluerose Publishers Pvt. Ltd., 1st Ed., 2021.

B.Tech. III EC Semester VI MACHINE LEARNING	Scheme	L	Т	Р	Credit
EC328		3	0	2	04

1.	Course C	Outcomes (COs):						
	At the end of the course the students will be able to:							
	CO1	Describe the differences in approaches and applicability of regression, classif clustering.	ication, and					
	CO2	Demonstrate and learn to apply supervised learning algorithms						
	CO3	Demonstrate and learn to apply unsupervised learning algorithms						
	CO4	Implement feature extraction and selection to represent data as features to input to machine learning models build an application that is based on mach						
	CO5	Design an application based on suitable machine learning task.						
2.	Syllabus	<u> </u>						
	INTROD	UCTION	(10 Hours)					
	Introduc	tion, Machine learning basics, Supervised Learning: Artificial Neural Network,	classifying with					
	k-Neares	st Neighbour classifier, Support vector machine classifier, Decision Tree classifi	ier, Naive Bayes					
		, Bagging, Boosting, Improving classification with the AdaBoost meta algorithm	•					
	FORECAS	STING AND LEARNING THEORY	(09 Hours)					
	Regressi	on, Linear Regression, Multivariate Regression, Logistic regression, Princip	oal Component					
	Regression, Tree-based regression. Bias/variance trade-off,							
	UNSUPERVISED LEARNING (09 Hours)							
		g unlabeled items using k-means clustering, Association analysis with the Apply finding frequent item sets with FP-growth.	oriori algorithm,					
	REINFOR	RCEMENT LEARNING	(08 Hours)					
	Markov decision process (MDP), Linear quadratic regulation, Linear Quadratic Gaussian, Q-learning, Value function approximation, Policy search, Reinforce,							
			(00.11					
		IONALITY REDUCTION	(09 Hours)					
		extraction - Principal component analysis, Singular value decomposition. Fearanking and subset selection, filter, wrapper and embedded methods.	ture selection –					
	PRACTIC	AL WILL BE BASED ON THE COVERAGE OF THE ABOVE TOPICS SEPARATELY	(30 Hours)					
		(Total Contact Time: 45 Hours + 30 Ho	ours = 75 Hours)					
3.	List of Pr	racticals:						
	1 1 1	malement and demonstrate the CIND Color within for finding the government of the	المحمد عنوه طعومين					
		mplement and demonstrate the FIND-S algorithm for finding the most specific h	ypotnesis based					
		on a given set of training data samples. Read the training data from a .CSV file.						
		a given set of training data examples stored in a .CSV file, implement and diddate-Elimination algorithm to output a description of the set of all hypotheses						
	3. Wri	training examples. te a program to implement the naïve Bayesian classifier for a sample training a cCSV file. Compute the accuracy of the classifier, considering few test data set						

- 4. Write a program to demonstrate the working of the decision tree based ID3 algorithm. Use an appropriate data set for building the decision tree and apply this knowledge to classify a new sample. Compare results with random forest classifier.
- 5. Write a program to implement k-Nearest Neighbour algorithm to classify the iris data set. Print both correct and wrong predictions. Java/Python ML library classes can be used for this problem.
- 6. Write a program to implement the Linear Regression for a sample training data set stored as a .CSV file. Compute the accuracy of the classifier, considering few test data sets.
- 7. Write a program to implement the Logistic Regression for a sample training data set stored as a .CSV file. Compute the accuracy of the classifier, considering few test data sets.
- 8. Write a program to implement the support vector machine for a sample training data set stored as a .CSV file. Compute the accuracy of the classifier, considering few test data sets.
- 9. Write a program to implement the K-mean clustering for a sample training data set stored as a .CSV file.
- 10. Build an Artificial Neural Network by implementing the Backpropagation algorithm and test the same using appropriate data sets.

- 1. E. Alpaydin, "Introduction to Machine Learning", 2nd Ed., MIT Press, 2009.
- 2. T. M. Mitchell, "Machine Learning", McGraw-Hill, 1997.
- 3. Christopher M. Bishop, "Pattern Recognition and Machine Learning", 2nd Ed., Springer; 2011.
- 4. Miroslav Kubat, "An Introduction to Machine Learning", Springer (2017)
- 5. GopinathRebala, Ajay Ravi, Sanjay Churiwala, "An Introduction to Machine Learning", Springer (2019).

5. Reference Books:

1. Kevin Patrick Murphy Probabilistic Machine Learning: An Introduction MIT Press, March 2022.

B.Tech. III EC Semester VI SPEECH PROCESSING AND HUMAN-MACHINE COMMUNICATION	Scheme	L	Т	Р	Credit
EC342		3	0	0	03

1.	Course Outcomes (COs):	
	At the end of the course the students will be able to:	
	CO1 Define the fundamentals of speech and the speech production system.	
	CO2 Describe the different parameters of speech signal.	
	CO3 Apply different algorithm to extract different speech parameters	
	CO4 Analyze different speech processing algorithm.	
	CO5 Design a speech based system for different applications.	
		<u>. </u>
2.	Syllabus:	
	INTRODUCTION	(05 Hours)
	Application of speech processing; Speech signal representation and measurement	; Stationary and non-
	stationary analysis of speech	
	SPEECH PRODUCTION AND PERCEPTION	(07 Hours)
	Speech production mechanism; Speech production model; Speech perception; Cla	ssification of speech
	sounds: voiced, unvoiced, silence, vowel, semi-vowel, consonants, diphthor	ngs, nasal, fricative,
	affricative, stops etc.	
	ANALYSIS OF SPEECH SIGNAL	(11 Hours)
	Short-term processing, Time domain analysis: short-time energy, short-time autoco	orrelation, short-time
	zero crossing; Frequency domain analysis; Short-term Fourier transform (STFT);	Filter-bank analysis;
	Spectrogram analysis; Cepstrum analysis; Pitch estimation: autocorrelation based,	cepstrum based and
	LP analysis based; Formant estimation	
	LINEAR PREDICTION ANALYSIS	(10 Hours)
	All pole model; Pole zero model; Autocorrelation and covariance method; Levinso	on-Durbin algorithm;
	Inverse filtering; LP residual; Pitch frequency and formant frequency analysi	s using LP analysis,
	Comparison of LP model with non-linear speech production models	
	TEXT-TO-SPEECH SYNTHESIS	(06 Hours)
	Components of TTS, Speech synthesis methods: Concatenative and waveform bas	ed; Intelligibility and
	naturalness of synthesized speech; Applications and present status; WORLD voco	der
	AUTOMATIC SPEECH RECOGNITION	(06 Hours)
	Statistical and machine learning Approaches; Acoustic models; Language models	
	(Total Con	tact Time: 45 Hours)
3.	Books Recommended:	
	1. L. R. Rabiner and R. W. Schafer, "Digital Processing of Speech Signals", 1st Ed	., Pearson Education
	India, 2003.	
	2. J. Benetsy, M. M. Sondhi and Y. Huang, "Springer Handbook of Speech Process	ing", 1st Ed., Springer
	Verlag, 2008.	
	3. J. R. Deller, Jr., J. H. L. Hansen and J. G. Proakis "Discrete-Time Processing of Sp	eech Signals", Wiley-
	IEEE Press, IEEE Edition, NY, USA, 1999.	

- 4. D. O'Shaughnessy, "Speech Communications: Human and Machine", 2nd Ed., University Press, 2005
- 5. Thomas F Quatieri, "Discrete-Time Speech Signal Processing Principles and Practice", 1st Ed., Pearson Education, 2004.

B.Tech. III EC Semester VI IOT AND APPLICATIONS	Scheme	L	Т	Р	Credit
EC344		3	0	0	03

1.	Course C	Outcomes (COs):							
	At the er	nd of the course the students will be able to:							
	CO1	Explain the key concepts and architecture of IoT systems.							
	CO2	Understand the hardware and software used in IoT systems.							
	CO3 Design and implement IoT-based applications using sensors, microcontrollers, and								
		communication protocols							
	CO4	Evaluate the Performance of various protocols used in IoT systems.							
	CO5	Develop IoT systems for smart environments, such as smart cities, head industrial automation.	althcare, and						
2.	Syllabus	<u> </u>							
	INTRODI	UCTION TO INTERNET OF THINGS	(06 Hours)						
		n and characteristics of IoT, Evolution of IoT, key technologies, and drivers.	(00110410)						
		tecture: Layers (perception, network, application).							
		topologies for IoT (star, mesh, peer-to-peer), Addressing schemes in IoT.							
		ions of IoT: Overview of IoT applications in various domains (smart home	s. smart cities.						
		re, agriculture, industry).	, ea. e e.e.ee,						
		S, ACTUATORS, AND IOT DEVICES	(10 Hours)						
		v of Sensors and Actuators: Types of sensors (temperature, pressure, humidity,							
		etc.), Types of actuators: motors, relays, servos.	p. e,						
		ntrollers and Development Platforms: Introduction to popular IoT hardware plat	forms (Arduino.						
		ry Pi, ESP32), Integration of sensors and actuators with microcontrollers	•						
	-	nication interfaces: I2C, SPI, UART, GPIO.	,						
		lanagement in IoT Devices: Energy efficiency considerations in IoT systems.							
		ver communication technologies (BLE, LoRa, Zigbee).							
		HITECTURE AND PROTOCOLS	(12 Hours)						
		nication Models and IoT Protocols: Machine-to-Machine (M2M), Device-too-Cloud communication.	o-Device (D2D),						
	IoT Com	munication Protocols: Application Layer Protocols: MQTT, CoAP, HTTP/HTTPS.	Transport Layer						
	Protocol	s: TCP, UDP, MQTT-SN. Network Layer Protocols: IPv4, IPv6, 6LoWPAN. [Data Link Layer						
	Protocol	s: IEEE 802.15.4, LoRa, Bluetooth Low Energy (BLE), Zigbee, Wi-Fi.							
	CLOUD A	AND EDGE COMPUTING IN IOT	(10 Hours)						
	Cloud Pla	atforms for IoT: Overview of cloud services for IoT: AWS IoT, Google Cloud IoT, I	Microsoft Azure						
	IoT Hub,	Data storage, processing, and analytics using cloud platforms.							
	Edge and	d Fog Computing: Introduction to edge and fog computing in IoT, Role of edge of	devices for local						
	processi	ng, Hybrid cloud-edge architecture.							
	Data Ana	alytics in IoT: Big data analytics for IoT-generated data, Data visualization tools	for IoT.						
	IoT Appl	ications and Case Studies	(7 Hours)						
	Smart Ho	omes and Buildings: IoT-based home automation (lighting, HVAC, security), IoT f	or smart energy						
	manager	ment.							
		ties: IoT for urban planning (traffic management, smart parking, waste manag	gement), IoT for						
	environn	nental monitoring.							

	Healthcare and Wearables: IoT applications in healthcare (remote patient monitoring, fitness tracking),
	Integration of wearable devices with healthcare systems.
	Industrial IoT (IIoT): IoT for industrial automation (predictive maintenance, supply chain management),
	IoT for smart manufacturing (Industry 4.0).
	(Total Contact Time: 45 Hours)
3.	Books Recommended:
	1. Pethuru Raj and Anupama C. Raman, "The Internet of Things: Enabling Technologies,
	Platforms, and Use Cases", 1st Ed., CRC Press, 2017.
	2. Arshdeep Bahga and Vijay Madisetti, "Internet of Things: A Hands-on Approach", 1st Ed.,
	Universities Press, x 2014.
	3. Jan Holler, Vlasios Tsiatsis, Catherine Mulligan, Stefan Avesand, Stamatis Karnouskos and
	David Boyle, "From Machine-to-Machine to the Internet of Things: Introduction to a New Age of
	Intelligence", 1st Ed., Academic Press, 2014.
	4. Rahul Dubey, "An Introduction to Internet of Things: Connecting Devices, Edge Gateway, and
	Cloud with Applications", 1st Ed., 2019.

5. Brian Russell and Drew Van Duren, "Practical Internet of Things Security", Packt Publishing,

2016.

B.Tech. III EC Semester VI GLOBAL NAVIGATION SATELLITE SYSTEMS	Scheme	L	Т	Р	Credit
EC346		3	0	0	03

1.	Course Outcomes (COs):							
	At the end of the course the students will be able to:							
	CO1 Explain global as well regional navigation systems.							
	CO2 Apply knowledge of different signal and system structures of diverse navigation systems. CO3 Analyse position of GNSS receiver using acquisition and tracking. CO4 Differentiate various GNSS positioning techniques.							
	CO5 Design GNSS based solution for societal applications.							
2.	Syllabus:							
	INTRODUCTION TO GNSS	(06 Hours)						
	Introduction to GNSS systems, GNSS terminologies, GNSS Architecture, Augmentation	n System, Various						
	Navigation Systems: Global Navigation systems: GPS, GLONASS, GALILEO, Beidou Re	egional Navigation						
	systems: QZSS, IRNSS/NavIC, GNSS System Architecture & Signals, Error correction of	coding, Navigation						
	Message Structures, Frequency band allocation.							
	GNSS SIGNAL STRUCTURE AND PROPAGATION	(09 Hours)						
	Satellite orbits: MEO, GEO, GSO, visibility of satellites, Ranging stations, Power but signal levels, Ionospheric and Tropospheric propagation of GNSS signals and i	•						
Multipath propagation and introduced errors, Total Error budget, CNR of received signal, Int								
	from other GNSS signals, Spectrum of GNSS signals, PRN codes, baseband and passb	and structure and						
	mathematical representation of GNSS signals.							
	NAVIGATION RECEIVERS	(11 Hours)						
	Generalized GNSS Receiver Architecture, IF and baseband signal processing, IF/b	aseband filtering,						
	Different Acquisition techniques, GNSS Signal Tracking, Signal tracking loops (DLL, PL	L, FLL), Navigation						
	Data Demodulation, Decoding and Processing, Measurement of pseudo range.							
	DOCITION DETERMINATION TECHNIQUES	(00.11)						
	POSITION DETERMINATION TECHNIQUES	(08 Hours)						
	Principle of GNSS Operation: Satellite constellation and Dilution of Precision, Trila	•						
	Ephemeris and Almanac, Determination of satellite position, velocity, visibility and g							
	of Pseudo-Ranges in Position Calculation: Estimation accuracy and precision of pseud							
	Velocity and Time determination techniques, Errors in GNSS measurements and its m	litigation						
	TECHNOLOGIES FOR ADVANCED RECEIVERS AND AUGMENTED SYSTEMS	(09 Hours)						
	Jamming and Interference, GNSS Spoofing & Receiver Anti Spoofing Techniques	s, Challenges and						
	techniques for weak signal acquisition and tracking, carrier measurement aiding	g, Dual frequency						
	receivers, Basic Concepts of Differential GNSS (DGNSS), Real Time and Post Processing	DGNSS: Real Time						
	Kinematics (RTK), Need for Augmentation Systems, Satellite-Based Augmentation	n Systems (SBAS),						
	Ground-Based Augmentation Systems (GBAS), GNSS Networks, Signal propert	•						
	processing of BOC-modulated navigation signals							
	APPLICATIONS OF GNSS	(04 Hours)						
	Aviation Ground-based Augmentation, Marine Navigation, Space Navigation, Ve	enicle Navigation,						

Aviation Ground-based Augmentation, Marine Navigation, Space Navigation, Vehicle Navigation, Precision Agriculture, Military Applications, Geodesy, Surveying and Mapping, Atmospheric and Ionospheric Science

		(Total Contact Time: 45 Hours)
3.	Воо	ks Recommended:
	1.	John W. Betz, "Engineering Satellite-based Navigational Timing", IEEE Press, 442 Hoes Lane, Piscataway, NJ 08854, 2015.
	2.	Elliott_DKaplan, Christopher_Hegarty "Understanding GPS Principles and Applications", 3rd Ed., Archtech House, Artech House, 2017.
	3.	Pratap Misra, Per Enge, "Global Positioning System_ Signals, Measurements, and Performance", 1st Ed., Ganga-Jamuna Press, 2006.
	4.	Scott Madry, "Global Navigation Satellite Systems and Their Applications", Springer series 10058, 2015.
	5.	Teunissen, Montenbruck, "Handbook of Global Navigation Satellite Systems", 1st Ed., Springer-Verlag, 2017.

B.Tech. III EC Semester VI ADAPTIVE SIGNAL PROCESSING	Scheme	L	Т	Р	Credit
EC348		3	0	0	03

1.	Course Outcomes (COs):	
	At the end of the course the students will be able to:	
	CO1 Define the different theory/concepts required for adaptive algorithm	
	CO2 Describe the different algorithms used in adaptive filtering problem	
	CO3 Solve the problem related to different adaptive filtering techniques	
	CO4 Analyze different adaptive filtering techniques	
	CO5 Design different filtering techniques in practical scenario	
2.	Syllabus:	
	Symmetric Control of the Control of	
	INTRODUCTION	(06 Hours)
	Introduction to Filters, Filtering Problem, Linear Optimum Filters, Adaptive File	ers, Linear Filter
	Structures, Different Approaches of Linear Adaptive Filters, Applications	
	RANDOM VARIABLES AND RANDOM PROCESS	(07 Hours)
	Random Variables, Probability Density Function and Distribution Function,	
	Variable, Random Process, Ensemble Averages, Correlation, Covariance, Power S	Spectral Density,
	Ergodicity, Time Averages, Biased & Unbiased Estimators, Consistent Estimators	
	WIENER FILTERING	(07 Hours)
	Problem Statement of Optimum Filtering, Orthogonality Principles, Minimum Me	1
	,	
	LINEAR PREDICTION	(08 Hours)
	Forward Linear Prediction, Backward Linear Prediction, Prediction Error Filters, Latti	ce Structure, All-
	pole Lattice Structure, Pole-Zero Lattice Structure, Adaptive Lattice Structure, Autoregr	essive modelling,
	Predictive Modeling of Speech	
	LEAST MEAN COLLARE ADAPTIVE FUTERING	(06 Hours)
	LEAST-MEAN-SQUARE ADAPTIVE FILTERING Steepest-Descent Algorithm, Least-Mean-Square-Adaptation Algorithm (LMS), Canon	(06 Hours)
	LMS Algorithm, Normalized LMS Adaptation Algorithm, Stability Analysis for Normalized	
	METHOD OF LEAST-SQUARES AND RECURSIVE LEAST-SQUARES	(06 Hours)
	Linear Least-Squares Estimation Problem, Orthogonality principles, Normal Equa-	tions and Least-
	Squares Filters, Singular Value Decomposition, Matrix Inversion Lemma, Recursiv	ve Least-Squares
	Algorithm	
	KALMAN FILTERING	(05 Hours)
	Statement of the Kalman Filtering Problem, The Innovation Process, Estimation of	
	Innovation Process, Kalman Filtering	
	(Total Contact	Time: 45 Hours)

Books Recommended:	
 3. Ali H. Sayed, "Fundamentals of adaptive filtering" John Wiley & Sons, 2003. 4. Behrouz Farhang-Boroujeny, "Adaptive filters: theory and applications" John 	Wiley & Sons, 2013.
	 Simon Haykin "Adaptive filter theory", Pearson Education India, 2003. Bernard Widrow and Samuel Stearns, "Adaptive Signal Processing", Pearson Ali H. Sayed, "Fundamentals of adaptive filtering" John Wiley & Sons, 2003. Behrouz Farhang-Boroujeny, "Adaptive filters: theory and applications" John St. Tülay Adali and Simon Haykin, "Adaptive signal processing: next generation

B.Tech. III EC Semester VI COMPUTER VISION	Scheme	L	Т	Р	Credit
EC362		3	0	0	03

1.	Course	Outcomes (COs):						
1.	Course	Sutcomes (COS).						
	At the e	nd of the course the students will be able to:						
	CO1	Understand concept of Image Formation.						
	CO2							
	CO3 Analyze segmentation problem for an image and apply different segmentation techniques.							
	CO4	Evaluate different feature extraction and pattern analysis methods and apply world computer vision problems	them on real					
	CO5	Design algorithms for real world computer vision problems.						
2.	Syllabus	<u>u</u>						
	IMAGE I	FORMATION	(09 Hours)					
	Lenses, Circle, D	and Perspective Projection, Image Magnification, Vanishing Point, Image F Gaussian Lens Law, Focal Length, Two Lens System, Aperture of the Lens, Ler epth of Field, Lens Related Issues, Radiometry, Light Flux, Radiant Intensity, Sur Radiance, BRDF, Reflectance Models, Photometric Stereo.	ns Defocus, Blur					
	LOW-LE	VEL PROCESSING	(06 Hours)					
		Transformations: Orthogonal, Euclidean, Affine, Projective, etc; Fourier Transform, Convolution and Filtering, Deconvolution, Image Enhancement, Restoration, Histogram Processing.						
	SEGMEN	NTATION	(08 Hours)					
	Mean-Sl	Binary Segmentation, Segmentation by Humans, Segmentation as Clustering: k-Means Segmentation, Mean-Shift Segmentation, k-Medoid Segmentation, Gaussian Mixture Model (GMM), Expectation Maximization (EM) for GMM.						
	FEATUR	E EXTRACTION	(09 Hours)					
	_	Edges- Canny, LOG, DOG; Line Detectors (Hough Transform); Corner Detectors, SIFT, SURF, HOG, GLOH, Principal Component Analysis (PCA).						
	PATTER	N ANALYSIS	(08 Hours)					
	Clusterin	ng Algorithms, Classification: Discriminant Function, Supervised, Un-sup	pervised, Semi-					
	supervis	ed, Bayes classifier, K-Nearest Neighbor (KNN), Linear Classifiers, Logistic Regi	ession, Support					
	Vector N	Aachine.						
	ADDITO	ATION USING PYTHON AND MATLAB	(05 Hours)					
		ction to Python and MATLAB Programming, Libraries Related to Computer \	1					
		er Vision Applications.	rision, Rear Elic					
		(Total Contact Time: 45 Hours)						
3.	Books R	ecommended:						
		hard Szeliski, "Computer Vision: Algorithms and Applications", 2nd Ed, Springer vid Forsyth, Jean Ponce, "Computer Vision: A Modern Approach", 2nd Ed., Pea L5.						

King-Sun Fu, Rafeal C. Gonzalez, C. S. George Lee, "Robotics: Control, Sensing, Vision and Intelligence", 1st Ed, McGraw Hill Education Pvt. Ltd. 2013.
 E. Tresso and A. Verri, "Introductory Techniques for 3-D Computer Vision," Prentice-Hall, 1998.
 Berthold Horn, "Robot Vision," 1st Ed, MIT Press, 1986.
 Reference Book:

 E. R. Davies: "Computer and Machine Vision - Theory, Algorithms and Practicalities," 4th Ed., Elsevier (Academic Press), 2012.

B.Tech. III EC Semester VI MEMS	Scheme	L	Т	Р	Credit
EC364		3	0	0	03

1.	Course C	outcomes (COs):						
	At the en	d of the course the students will be able to:						
	CO1	Lindovetored the NATNAC folivirentian process and above to virentian						
	CO1	Understand the MEMS fabrication process and characterization						
	CO2 Describe MEMS materials & their properties for device applications							
	CO3 Interpret elasticity in materials							
	CO4	Analyze MEMS capacitive switch						
	CO5	Design MEMS devices for different application						
2.	Syllabus:							
	INTRODU	JCTION TO MICRO-FABRICATION	(09 Hours)					
	Cleaning	Oxidation, Diffusion, Mask making, Lithography, Etching, Ion Implanta	tion, CVD, PVD,					
	Metalliza	tion; Surface micromachining and Bulk Micromachining, DRIE, LIGA, Fabrication	on of high aspect					
	ratio def	ormable structures, wafer bonding						
	UNDERS'	TANDING MEMS MATERIALS & THEIR PROPERTIES FOR DEVICE	(06 Hours)					
Ì		vity of Semiconductors, Crystal Plane and Orientation, Tensile Stress and St	rain, Mechanical					
		es of Silicon and Thin Films, Flexural Beam Bending Analysis Under Loading Cond						
	Deflection, Intrinsic Stress, Dynamic System, Resonance and Quality Factor.							
	ELASTICI	TY IN MATERIALS	(06 Hours)					
	Stress, strain calculations, Normal and Shear strains and constitutive relations, Plane stress, biaxial							
	stress, residual stress, energy relations, Load-deflection calculations in beams, cantilevers (rectangular							
	cross section), Elastic deformation in square plate, Resonant frequency calculations: Rayleigh-Ritz							
	method							
	MEMS C	APACITIVE SWITCH	(12 Hours)					
	Lumped	nodel, pull-in voltage, Electromechanical deflection modeling, pull-in instabilit						
	and pull-in voltage scaling, Physical effects in nanoscale gap-size, squeeze-film damping, perforated							
	MEMS Capacitive switch, Comb actuators, Accelerometer, Pressure sensor, Energy approach:							
	•							
	Lagiangia	•	•					
	Lagrangia	an Mechanics applicable to MEMS capacitive switches, Reliability in RF-capaci	•					
	MEMS D	en Mechanics applicable to MEMS capacitive switches, Reliability in RF-capacitive switches.	tive switch (09 Hours)					
	MEMS D	EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters,	(09 Hours) Accelerometers,					
	MEMS D	en Mechanics applicable to MEMS capacitive switches, Reliability in RF-capacitive switches.	(09 Hours) Accelerometers,					
	MEMS D Architect Pressure	EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters,	(09 Hours) Accelerometers,					
	MEMS D Architect Pressure memory,	EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B Optical MEMS: 2-D, 3-D switches.	(09 Hours) Accelerometers, io-MEMS, MEMS					
	MEMS D Architect Pressure memory,	EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B Optical MEMS: 2-D, 3-D switches.	(09 Hours) Accelerometers, io-MEMS, MEMS					
	MEMS D Architect Pressure memory, MEMS D Architect	EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B Optical MEMS: 2-D, 3-D switches. EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Mi	(09 Hours) Accelerometers, io-MEMS, MEMS (03 Hours) Accelerometers,					
	MEMS D Architect Pressure memory, MEMS D Architect Pressure	EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B Optical MEMS: 2-D, 3-D switches. EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B	(09 Hours) Accelerometers, io-MEMS, MEMS (03 Hours) Accelerometers,					
	MEMS D Architect Pressure memory, MEMS D Architect Pressure	EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B Optical MEMS: 2-D, 3-D switches. EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Mi	(09 Hours) Accelerometers, io-MEMS, MEMS (03 Hours) Accelerometers,					
	MEMS D Architect Pressure memory, MEMS D Architect Pressure	EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B Optical MEMS: 2-D, 3-D switches. EVICES Ture, working and basic quantitative behaviour of Cantilevers, Microheaters, Sensors, Micromirrors in DMD, Inkjet printer-head. Thermal sensor design, B Optical MEMS: 2-D, 3-D switches.	(09 Hours) Accelerometers, io-MEMS, MEMS (03 Hours) Accelerometers,					

- 1. E. S. Kim, "Fundamentals of Microelectromechanical Systems (MEMS)", McGraw Hill, 2021.
- 2. Tai–Ran Hsu, "Mems & Microsystems Design and Manufacturing", John Wiley & Sons, 2nd Edition, 2008
- 3. Chang Liu, "Foundations of MEMS", Pearson Education Inc., 2006.
- 4. Sandana A., "Engineering biosensors: kinetics and design applications", Academic Press 2002
- 5. Marc J. Madou, "Fundamentals of Microfabrication", 2nd Edition, CRC Press Taylor and Francis Group, 6000 Broken Sound Parkway NW, Suite 300, Boca Raton, FL33487- 2724, 2002.

4. Reference Book:

- 1. Ville Kaajakari, "Practical MEMS", Small Gear Publishing, 2009
- 2. S. Senturia "Microsystem Design", 1st Edition, Springer, 2000
- 3. Minhang Bao, "Analysis and Design Principles of MEMS Devices", 1st Edition, Elsevier Science, 2005
- 4. J. Allen, "Micro Electro Mechanical System Design", 1st Edition, CRC Press, 2005
- 5. G. Kovacs, "Micromachined Transducers Sourcebook", 2nd Edition, McGraw-Hill, 2000

B.Tech. III EC Semester VI Project Phase - 1	Scheme	L	Т	Р	Credit
EC304		0	0	4	02

1.	Course Outcomes (COs):								
	At the er	nd of the course the students will be able to:							
	CO1 Develop habit of studying and understanding research paper and other literature								
	CO2	Make good presentations, communication and develop interpersonal skills							
	CO3	Become aware of recent research and development in the respective field							
	CO4	Compare various methodologies and techniques available literature							
	CO5	Predict future enhancement/upgradation in technology and understand its impact							
2.	Syllabus	<u>:</u>							
	This cou	rse provides a platform for students to explore current trends, challenges, and innovations in							
	engineer	ing. Students will engage in literature survey, participate in discussions, and present on relevant							
	topics in their fields of interest.								
	(Total Contact Time: 70 Hours								