

DEPARTMENT OF ELECTRONICS ENGINEERING SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY, SURAT

क्रमांक: DECE/ISRO/ 4091 / 2024-25

दिनांक:30/10/2025

Recruitment of Project Staff on Purely Contract Basis

Applications are invited on prescribed format for the post of Junior Research Fellow / Project Associate on purely contract basis for one year (may be extended further) for ISRO Sponsored Research Project entitled "Onboard spectral preprocessing for multispectral image compression using FPGA" at the institute. The application form and the details of all educational qualifications and relevant experience required for various positions are available on Institute website http://www.svnit.ac.in. Duly filled and signed application form along with self-attested scanned M. Tech. / Ph. D. marksheets of all semesters, relevant experience certificates and necessary documents must be submitted in a single PDF file by email at add@eced.svnit.ac.in on or before 13th November, 2025 with subject "Application for the post of JRF / Project Associate".

Eligibility Criterion:

For Sr. No. 1: As per OM DST/PCPM/Z-06/2022 dtd. 26/06/2023

For Sr. No. 2 and 3: as per DST OM SR/S9/Z-05/2019 dtd. 10/07/2020.

Sr.	For St. No. 2 and S. as per DS1 OW SN/S9/2-05/2019 dud. 10/01/2020.						
	Post	Qualification		Desired Skills	Salary		
No			Duration				
1.	Research	B. E./ B.Tech./ M. E. /	01 Post/	Knowledge of Image Processing	Rs. 37,000/-		
	Personnel	M. Tech in VLSI Design /	Till 31st	Algorithms, Digital Signal	+HRA@		
	(Junior	Microelectronics /	March, 2026	Processing, Karhunen-Loève (KL)	18% p.m.		
	Research	Microelectronics and		Transform and Pairwise orthogonal			
		VLSI Design / M. Sc.		transform for spectral image coding,			
	Fellow)	Electronics / Electronics		Consultative Committee for Space			
		& Communication / or		Data Systems (CCSDS) standards,			
		equivalent		FPGA Design flow, VHDL			
		Qualified in National					
		Level eligibility test		Software Skills: Xilinx Vivado,			
		CSIR-UGC NET/ GATE		MATLAB, C/C++			

Note: The candidate shall note that this Advt. is for 1 POST of JRF / Project Associate. The post will be filled for Research Personnel (JRF). However, in case of non-availability of suitable candidates for the post of Research Personnel (JRF), or in case Non receipt of any application meeting the qualification norms mentioned for JRF, the recruitment of Research Personnel (Project Associate) will be considered. The eligibility criterion for the said post of Research Personnel (Senior Project Associate/Project Associate) is mentioned below.

2.	Research	B. E./ B.Tech./ M.E / M.	01 Post/	Knowledge of Image Processing	Rs.
	Personnel	Tech in VLSI Design /	Till 31st	Algorithms, Digital Signal	25,000/-
	(Project	Microelectronics /	March, 2026	Processing, Karhunen-Loève (KL)	+ HRA@
	Associate)	Microelectronics and		Transform and Pairwise orthogonal	18% p.m.
		VLSI Design /		transform for spectral image coding,	
		Electronics &		Consultative Committee for Space	
		Communication / M. Sc.		Data Systems (CCSDS) standards,	
		Electronics or equivalent		FPGA Design flow, VHDL	
		Upper Age Limit: 35			
		years		Software Skills: Xilinx Vivado,	
				MATLAB, C/C++	

Note:

- 1. The above positions are purely contractual till 31st March, 2026.
- 2. The last date for receiving applications is 13th November, 2025.
- 3. Applications received after last date will not be considered.
- 4. The list of shortlisted candidates will be displayed on the institute website on 17th November, 2025.
- 5. Interview/Test for the shortlisted candidates will be held on <u>20^h November</u>, <u>2025</u>. However, *final date/venue of Interview/Tests* will be communicated in the intimation email.
- 6. Request for the online Interview will be considered. No TA/DA will be paid for appearing in the Interview.
- 7. Candidate employed in institute/Industry must produce No-Objection Certificate (NOC) at the time of interview.
- 8. List of selected candidates will be displayed on the institute website within one week after interview held.
- 9. Candidates who got selected may be allowed to enroll for Ph.D. program subject to the fulfillment of eligibility conditions of SVNIT, Surat.